

Product Specification

PE42821

UltraCMOS® SPDT RF S 100-2700 MHz

Features

- High power bandling
 - 45 dBm (\$ 85) MHz, 32W
 - 44 dBm @ 2 GHz, 25W
- High linearty
 - 82 JB:n IIP3 @ 850 MHz 6 dBm IIP3 @ 2.7 GHz
 - w insertion loss
 - 0.35 d3 @ 850 MHz
 - 0 60 dB @ 2 GHz
- Fast switching time of 4 us (byrass mode)
- Mide supply range of 2.3-5.5V +1.8V control logic compatible
- ESD performance
 - 1.5 kV HBM on all pins
- External negative supply option

Product Description

The PE42821 is a HaRP™ technology-enhanced high power reflective SPDT RF switch designed for use in mobile radio, relay replacement and other high performance wireless applications.

This switch is a pin-compatible faster switching version of the PE42820. It maintains high linearity and power handling from 100 MHz through 2.7 GHz. PE42821 also features low insertion loss and is offered in a 32-lead 5×5 mm QFN package. In addition, no external blocking capacitors are required if 0 VDC is present on the RF ports.

The PE42821 is manufactured on Peregrine's UltraCMOS® process, a patented variation of siliconinsulator (SOI) technology on a sapphire substrate.

Peregrine's HaRP technology enhancements celive linearity and excellent harmonics performance. It's innovative feature of the UltraCMOS process nd inte performance of GaAs with the economy conventional CMOS.

Figure 1. Functional Diagra




Figure 2. Package Type 32-lead 5 x 5 mm QFN





Table 1. Electrical Specifications @ +25 °C ($Z_S = Z_L = 50\Omega$), unless otherwise noted Normal mode¹: $V_{DD} = 3.3V$, $V_{SS_EXT} = 0V$ or Bypass mode²: $V_{DD} = 3.3V$, $V_{SS_EXT} = -3.3V$

d	0.55 0.80 1.05	0.46	1	Condition	Path	Parameter
d				100 MHz-1 GHz		
	1.05	260		1–2 GHz	RFC-RFX	Insertion loss ³
d d		0.80	. (2–2.7 GHz		
d		35	3/	100 MHz-1 GHz		
		28	2	1–2 GHz	RFX-RFX	Isolation
d		24	1 2	2–2.7 GHz		
d		6	4	V _{DD} , V1 = 0V, +27 dBm	RFC-RFX	Unbiased isolation
d		20	, 0/	100 MHz–1 GHz		
d		13	o'V	1–2 GHz	RFX	Return loss ³
d		14		2–2.7 GHz		
dl	-78	-82	, V	2fo: +45 dBm pulsed @ 1GHz, 50Ω	RFC-RFX	Harmonics
di	-81	-85		3fo: +45 dBm pulsed @ 1GH2, 5t Ω	HFC-HFX	паппопісѕ
dE		82		850 MHz	RFC-RFX	Input IP3
dE		76		2700 MHz	111 O-111 X	mpat ii o
dE dE		45.5 44.5		100 MHz-2 GHz 2-2.7 GHz	RFC-RFX	Input 0.1 dB compression point ⁴
μ	11	7		50% C-R⊾tr 90% or \0 X RF		Switching time in normal mode ¹
μ		4		30% CTAL to 90% at 10% RF		Switching time in bypass mode ²
۲	25	15		50% CTRL to harmonics within specifications ⁵		Settling time
		44.5 7 4		2–2.7 GMz 50% CTAL to 90% or 10% RF 50% CTAL to harmonics within specifications ⁵	RFC-RFX	Switching time in normal mode ¹ Switching time in bypass mode ²



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin #	Pin Name	Description
1, 3–11, 14, 15, 17– 22, 24–27, 29–32	GND	Ground
2	RF1 ¹	RF port
12	V_{DD}	Supply voltage (in minal 3.3V)
13	V1	Digital control logic input 1
16	V _{SS_EXT} ²	External Vs negative voltage control
23	RF2 ¹	RE po
28	RFC ¹	RF column
Pad	GNE	Exposed pad: ground for proper operation

The RF pins do not require Notes: 1. RF ping 23 and 28 must. DC blog eration if the 0 VDC requirement

V_{DD}) to bypass and disable internal voltage generator. Connect V_{SS_EXT} (pin 16, $V_{SS_EXT} = GND$) to enable internal negative voltage generator.

Table 3. Operating Ranges

Parameter	Symbol	Min	Тур	Ma	Unit
Normal mode ¹				5	
Supply voltage	V_{DD}	23	7	5.5	٧
Supply current	I _{DD}	11	130	200	μΑ
Bypass mode ²		7			
Supply voltage			3.3	5.5	V
Supply current	(h)		50	80	μΑ
Negative supply voltage	V _{SS_EXT}	-3.6		-3.2	٧
Negative surply current	0	-40	-16		μΑ
Normal or Bypass mode	9/				
Digital input high (VV)	V _{IH}	1.17		3.6 ³	٧
⊾igital input low (11)	V_{IL}	-0.3		0.6	٧
RF input ower, 6W 10 MHz–2 GHz >2–27 GHz	P _{MAX,CW}			43 42	dBm dBm
RF input power, p.tlsed ⁴ 100 MHz–2 GHz >2–2.7 GHz	P _{MAX,PULSED}			45 44	dBm dBm
RF input power, unbiased	P _{MAX,UNB}			27	dBm
Operating temperature range (Case)	T _{OP}	-40		+85	°C
Operating junction temperature	TJ			+140	°C

Notes: 1. Normal mode: connect pin 16 to GND to enable internal negative voltage generator.

Voltage generator. 2. Bypass mode: apply a negative voltage to V_{SS_EXT} (pin 16) to bypass and disable internal negative voltage generator. 3. Maximum V_{IH} voltage is limited to V_{DD} and cannot exceed 3.6V.

^{4.} Pulsed, 10% duty cycle of 4620 μs period, $50\Omega.$



Table 4. Absolute Maximum Ratings

Parameter/Condition	Symbol	Min	Max	Unit
Supply voltage	V_{DD}	-0.3	5.5	V
Digital input voltage (V1)	V _{CTRL}	-0.3	3.6	V
Maximum input power 100 MHz–2 GHz >2–2.7 GHz	P _{MAX,ABS}		45.5 44.5	dBm dBm
Storage temperature range	T _{ST}	-65	+150	°C
Maximum case temperature	T _{CASE}		+85	ů
Peak maximum junction temperature (10 seconds max)	T _J		+200	ů
ESD voltage HBM ¹ , all pins	V _{ESD,HBM}		1500	V
ESD voltage MM ² , all pins	V _{ESD,MM}		200	V
ESD voltage CDM ³ , all pins	V _{ESD,CDM}		250	V

Notes: 1. Human Body Model (MIL-STD 883 Method 3015)

2. Machine Model (JEDEC JESD22-A115)

3. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extent edperiods may reduce reliability.

Electrostatic Discharge (ESD) Presautions

When handling this UltraCMOS asvice, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to proceed from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the 32-lead 5x5 mm QFN package is MSL3.

Table 5. Control Logic Truth Table

Path	CTU
RFC-RF1	
RFC-RF2	

Optional External V_{SS} Control (V_{SS EXT})

For applications that require a faster switching rate or spur-free performance. This part can be operated in bypass mode. Bypass mode requires an external negative voltage in addition to an external V_{DD} supply voltage.

As specificd in *Table 3*, the external negative voltage (13.5_EXT) when applied to pin 16 will disable and bypass the internal negative voltage appearator.

Switching Frequency

The PE12821 has a maximum 25 kHz switching rate in normal mode (pin 16 = GND). A faster switching rate is available in bypass mode (pin 16 V_{SS_EXT}). The rate at which the PE42821 can be switched is then limited to the switching time as specified in *Table 1*.

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.

Spurious Performance

The typical low-frequency spurious performance of the PE42821 in normal mode is -137 dBm (pin 16 = GND). If spur-free performance is desired, the internal negative voltage generator can be disabled by applying a negative voltage to V_{SS_EXT} (pin 16).

Hot Switching Capability

The typical hot switching capability of the PE42821 is +30 dBm. Hot switching occurs when RF power is applied while switching between RF ports.



Typical Performance Data @ +25 °C, V_{DD} = 3.3V, V_{SS EXT} = 0V, unless otherwise noted

Figure 4. Insertion Loss vs. Temp (RFC-RFX)





Figure 5. Insertion Loss vs. V_{DD} (Rf







Figure 7. RFC Port Return Loss vs. V_{DD} (RF1 Active)





Typical Performance Data @ +25 °C, V_{DD} = 3.3V, V_{SS EXT} = 0V, unless otherwise noted

Figure 8. Active Port Return Loss vs. Temp (RF1 Active)




Figure 9. Active Port Return Loss (RF1 Active)




Figure 10. Isolation vs. Temp (RFC-RFX, RFX Active)





Figure 11. Isolation vs. V_{DD} (RFC-RFX, RFX Active)





Typical Performance Data @ +25 °C, V_{DD} = 3.3V, V_{SS EXT} = 0V, unless otherwise noted

Figure 13. Isolation vs. V_{DD} Figure 12. Isolation vs. Temp (RFX-RFX, RFX Active) (RFX-RFX, RFX Activ 1.5 Frequency (Hz)

x 10⁹



Thermal Data

Though the insertion loss for this part is very low, when handling high power RF signals, the junction temperature rises significantly.

TRECONNENDED FOR NEW DESIGNATION OF STREET OF

Table 6. Theta JC

Parameter	Min	Тур	(John)	Unit
Theta JC (+85 °C)		20	7	°C/W



Evaluation Kit


The PE42821 Evaluation Kit board was designed to ease customer evaluation of the PE42821 RF switch.

The evaluation board in *Figure 14* was designed to test the part. DC power is supplied through J10, with VDD on pin 9, and GND on the entire lower row of even numbered pins. To evaluate a switch path, add or remove jumpers on V1 (pin 3) using *Table 5*.

The ANT port is connected through a 50Ω transmission line via the top SMA connector, J1. RF1 and RF2 paths are also connected through 50Ω transmission lines via SMA connectors as J2 and J3. A 50Ω through transmission line is available via SMA connectors J5 and J6. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. An open-ended 50Ω transmission line is also provided at J4 for calibration if needed.

Narrow trace widths are used near each part to improve impedance matching. The sum C1 on RFC port is to provide for high frequency impedance matching.

Figure 14. Evaluation Board Layout










Figure 16. Package Drawing 32-lead 5x5 mm QFN 0.10 C (2X) Α 5.00 3 30+0 05 0.375±0.05 (X32) В 0.50 0.575 16日日 000000 5.20 5.00 3.30±0.05 △ 0.10 C MMENDED LAND PATTERN TOP VIEW Pin #1 Corner DOC-01872 // 0.10 C 0.05 C SIDE VIEW 0.203 Ref **DETAIL A** Figure 17. Top Marking Specification 42821

= Pin 1 indicator

ZZZZZZ = Six digits of the lot number

YYWW = Date code, last two digits of the year and work week

YYWW

ZZZZZZ

17-0085



Figure 18. Tape and Reel Specs




Table 7. Ordering Inform

Order Code	Rescription	Package	Shipping Method
PE42821MLBA-X	PE 2821 SPDT RF switch	Green 32-lead 5 × 5 mm QFN	500 units/T&R
EK42821-92	PÉ42821 Evaluation kit	Evaluation kit	1/Box

Sales Contact and Information

For sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.

©2012-2015 Peregrine Semiconductor Corp. All rights reserved.

Document No. DOC-13714-4 | UltraCMOS® RFIC Solutions