# 3 Amp V<sub>TT</sub> Termination **Source / Sink Regulator for** DDR, DDR-2, DDR-3, DDR-4

The NCP51510 is a source/sink Double Data Rate (DDR) termination regulator specifically designed for low input voltage and low-noise systems where space is a key consideration. The NCP51510 maintains a fast transient response and only requires a minimum V<sub>TT</sub> load capacitance of 10 µF for output stability. The NCP51510 supports remote sensing and all power requirements for DDR V<sub>TT</sub> bus termination. The NCP51510 can also be used in low-power chipsets and graphics processor cores that require dynamically adjustable output voltages. The NCP51510 is available in the thermally-efficient DFN10 Exposed Pad package, and is rated both Green and Pb-Free.

#### **Features**

- Generate DDR Memory Termination Voltage (V<sub>TT</sub>)
- For DDR, DDR-2, DDR-3 and DDR-4 Source / Sink Currents
- Supports Loads Up to ±3 A (Typ), Output is Over-Current Protected
- Integrated MOSFETs with Thermal Shutdown Protection
- Fast Load-Transient Response
- PGOOD Output Pin to Monitor Status of VTT Output Regulation
- SS Input Pin for Suspend Shutdown mode
- V<sub>RI</sub> Input Reference for Flexible Voltage Tracking
- V<sub>TTS</sub> Input for Remote Sensing (Kelvin Connection)
- Built-in Soft-Start, Under Voltage Lockout
- Small, Low-Profile 10-pin, 3 x 3 mm DFN Package
- NCV51510MWTAG Wettable Flank Option for Enhanced Optical Inspection
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable\*
- This is a Pb-Free Device

#### **Applications**

- DDR Memory Termination
- Desktop PC's, Notebooks, and Workstations
- Servers and Networking equipment
- Telecom/Datacom, GSM Base Station
- Graphics Processor Core Supplies
- Set Top Boxes, LCD-TV/PDP-TV, Copier/Printers
- Supplies Power for Chipset/RAM as Low as 0.5 V
- Active Source/Sink Bus Termination



## ON Semiconductor®

www.onsemi.com



**CASE 485C** 

#### **MARKING DIAGRAM**




= Specific Device Code 51510 = Assembly Location

= Wafer Lot 1 = Year W = Work Week

(Note: Microdot may be in either location)

#### PIN CONNECTIONS

= Pb-Free Package



## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP51510MNTAG	5-1110	
NCV51510MNTAG*	DFN10 (Pb-Free)	3000 / Tape & Reel
NCV51510MWTAG*	(1 5 1 100)	11001

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **PIN FUNCTION DESCRIPTION**

Pin Number	Pin Name	Pin Function
1	$V_{RO}$	OUTPUT – Buffered Output of V <sub>RI</sub> Reference Input pin.
2	V <sub>CC</sub>	INPUT – Regulator Analog Power Input pin. Connect to the system supply voltage. Bypass $V_{CC}$ to $A_{GND}$ with a 1 $\mu F$ or greater ceramic capacitor.
3	A <sub>GND</sub>	Analog Ground
4	V <sub>RI</sub>	INPUT – External Reference Input for V <sub>TT</sub> Output (see Figure 1 for typical application)
5	$P_{GOOD}$	OUTPUT – V <sub>TT</sub> "Power Good" pin (open drain output)
6	V <sub>TTS</sub>	INPUT – Remote Sense Input for $V_{TT}$ . The $V_{TTS}$ pin provides accurate remote feedback sensing of the $V_{TT}$ output.
7	SS	INPUT – Suspend Shutdown Control Input. CMOS compatible. Logic HIGH = enable, logic LOW = shutdown. Connect to VDDQ for normal operation.
8	$P_{GND}$	Power Ground. Internally connected to Low-side MOSFET
9	V <sub>TT</sub>	OUTPUT – Regulated Power Output pin
10	PV <sub>CC</sub>	INPUT – Regulator Power Input pin. Internally connected to High–side MOSFET
-	THERMAL PAD	Pad for thermal connection. The exposed pad must be connected to the ground plane using multiple vias for maximum power dissipation performance.

## **ABSOLUTE MAXIMUM RATINGS**

Rating		Symbol	Value	Unit	
PV <sub>CC</sub> to P <sub>GND</sub>	(Note 1)	-	-0.3 to 4.3		
V <sub>CC</sub> to A <sub>GND</sub>	(Note 1)	V <sub>CC</sub>	-0.3 to 4.3	1	
V <sub>RI</sub> , V <sub>RO</sub> , <del>SS</del> , P <sub>GOOD</sub> to A <sub>GND</sub>	(Note 1)	-	-0.3 to (V <sub>CC</sub> + 0.3)	V	
V <sub>TT</sub> to P <sub>GND</sub>	(Note 1)	-	-0.3 to (PV <sub>CC</sub> + 0.3)	- ·	
V <sub>TTS</sub> to A <sub>GND</sub>	(Note 1)	$V_{TTS}$	-0.3 to (PV <sub>CC</sub> + 0.3)	1	
P <sub>GND</sub> to A <sub>GND</sub>		$P_{GND}$	-0.3 to +0.3	1	
Storage Temperature		T <sub>stg</sub>	-65 to 150	- °C	
Operating Junction Temperature Range		TJ	-40 to 125		
ESD Capability, Human Body Model	(Note 2)	ESD <sub>HBM</sub>	2000	V	
ESD Capability, Machine Model	(Note 2)	ESD <sub>MM</sub>	200	V	
V <sub>TT</sub> Output Continuous RMS Current	100 sec	-	±1.6	1 .	
	1 sec		±2.5	A	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:
ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)
ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)
Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

## **DISSIPATION RATINGS**

Package	T <sub>A</sub> =70°C Power Rate	Derating Factor Above T <sub>A</sub> = 70°C	
10-Pin DFN	1951 mW	24.4 mW / °C	

## **RECOMMENED OPERATING CONDITIONS**

Rating	Symbol	Value	Unit
V <sub>TT</sub> Output Voltage Range	V <sub>TT</sub> , V <sub>TTS</sub>	0.5 to 1.5	
PV <sub>CC</sub> Input Voltage Range (Power)	PV <sub>CC</sub>	1.1 to 3.6	V
V <sub>CC</sub> Input Voltage Range (Analog)	V <sub>CC</sub>	2.7 to 3.6	
Logic Voltage Range	SS, P <sub>GOOD</sub>	0 to V <sub>CC</sub>	
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $PV_{CC} = 1.8 \text{ V; } V_{CC} = 3.3 \text{ V; } V_{RI} = V_{TTS} = 1.25 \text{ V; } \overline{SS} = V_{CC}; \text{ (circuit of Figure 1, } -40^{\circ}\text{C} \leq (T_J = T_A) \leq 125^{\circ}\text{C}; \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C}$ 

Parameter	Conditions		Symbol	Min	Тур	Max	Unit
OUTPUT							
V <sub>TT</sub> Output Voltage Range	$PV_{CC} > (V_{TT} + V_{DROPOUT})$		V <sub>TT</sub>	0.5		1.5	V
V <sub>TT</sub> Load Regulation	–1 A	–1 A ≤ I <sub>TT</sub> ≤ +1 A		-4		+4	mV
V <sub>TT</sub> Line–Regulation	1.4 V ≤ PV <sub>CC</sub> ≤	3.3 V, $I_{OUT} = \pm 100 \text{ mA}$	$\Delta V_{LINE}$		1		1
Feedback-Voltage Error	$V_{RI}$ to $V_{TTS}$ , $I_{TT} = \pm 200 \text{ mA}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	V <sub>TTS</sub>	-17		+17	
V <sub>TT</sub> Current Slew Rate	C <sub>OUT</sub> = 100 į	μF, I <sub>TT</sub> = 0.1 A to 2 A	I <sub>TT</sub> di/dt		3		A/μs
V <sub>TT</sub> Output Power–Supply Rejection Ratio		0 kHz, I <sub>TT</sub> = 200 mA, <sub>JT</sub> = 100 μF	PSRR		80		dB
V <sub>TT</sub> Output MOSFET R <sub>DS(on)</sub>	High-side (so	urce) (I <sub>TT</sub> = +100 mA)	R <sub>DS(on)</sub>		140	250	mΩ
	Low-side (si	nk) (I <sub>TT</sub> = -100 mA)			140	250	1
V <sub>TT</sub> Output-to-V <sub>TTS</sub> Input	Internal Fee	edback Resistance	R <sub>FB</sub>		12		kΩ
Discharge MOSFET R <sub>DS(on)</sub>	3	SS = 0 V	R <sub>DIS</sub>		8		Ω
SUPPLY CURRENT						•	
Quiescent PV <sub>CC</sub> Current	1	No Load	I <sub>PVCC</sub>		0.4	10	mA
Quiescent V <sub>CC</sub> Current	V <sub>RI</sub> > 0.45 V, No Load		I <sub>CC</sub>		0.7	1.3	1
Shutdown PV <sub>CC</sub> Current	3	<del>SS</del> = 0 V			0.1	10	μΑ
Shutdown V <sub>CC</sub> Current	SS =	0V, V <sub>RI</sub> = 0 V	I <sub>CC SD</sub>		50	100	1
	$\overline{SS} = 0$	V, V <sub>RI</sub> > 0.45 V			350	600	1
REFERENCE							
V <sub>RI</sub> Input Voltage Range			$V_{RI}$	0.5		1.5	V
V <sub>RI</sub> Input-Bias current	T <sub>A</sub>	√ = +25°C	I <sub>RI</sub>	-1		+1	μΑ
V <sub>RO</sub> Output Voltage	V <sub>CC</sub> =	V <sub>CC</sub> = 3.3 V, I <sub>RO</sub> = 0		V <sub>RI</sub> –10	V <sub>RI</sub>	V <sub>RI</sub> +10	mV
V <sub>RO</sub> Load Regulation	I <sub>RC</sub>	$_{\rm O}$ = $\pm 5$ mA	$\Delta V_{RO}$	-20		+20	1
SUSPEND SHUTDOWN							
SS – Suspend Shutdown Logic	SS Logic HI (	V <sub>TT</sub> Output Enabled)	$V_{IH}$	2.0			V
Input Threshold	SS Logic LO	W (V <sub>TT</sub> Suspended)	$V_{IL}$			0.8	1
SS – Logic Input Current	$\overline{SS} = V_{CC}$	or 0 V, T <sub>A</sub> = +25°C	I <sub>SS</sub>	-1		+1	μΑ
FAULT CONDITION – CURRENT L	IMIT		•	-	-	-	-
Current-Limit Threshold	$T_A = -4$	0°C to +125°C	I <sub>TT LIMIT</sub>	1.8	3	4.2	Α
Soft-start Current-limit time			T <sub>SS</sub>		200		μS

## **ELECTRICAL CHARACTERISTICS**

 $PV_{CC} = 1.8 \text{ V}; V_{CC} = 3.3 \text{ V}; V_{RI} = V_{TTS} = 1.25 \text{ V}; \overline{SS} = V_{CC}; \text{ (circuit of Figure 1, } -40^{\circ}\text{C} \leq (T_J = T_A) \leq 125^{\circ}\text{C}; \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C}$  (continued)

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
FAULT CONDITION - UNDER-VO	LTAGE LOCKOUT		•	•	•	
V <sub>CC</sub> UVLO Threshold	Wake-up, rising edge	V <sub>CC UVLO</sub>	2.50	2.70	2.90	V
	Hysteresis Voltage	-		100		mV
PV <sub>CC</sub> UVLO Threshold	Wake-up, rising edge	PV <sub>CC</sub> UVLO		0.9	1.1	V
	Hysteresis Voltage	-		55		mV
V <sub>RI</sub> UVLO Voltage	V <sub>RI</sub> , rising edge	V <sub>RI UVLO</sub>		350	450	1
	Hysteresis Voltage	-		50		
FAULT CONDITION - THERMAL	SHUTDOWN		•	•	•	
Thermal Shutdown Temperature	Thermal Shutdown, rising edge	T <sub>SD</sub>		165		°C
Thermal Shutdown Hysteresis	Hysteresis Temperature	T <sub>SH</sub>		15		
FAULT CONDITION - POWER GO	OOD					
P <sub>GOOD</sub> Lower trip threshold	With respect to feedback threshold,	_	-200	-150	-100	mV
P <sub>GOOD</sub> Upper trip threshold	hysteresis = 12 mV	-	100	150	200	
P <sub>GOOD</sub> Output Low Voltage	I <sub>SINK</sub> = 4 mA (P <sub>GOOD</sub> MOSFET = On)	-			300	1
P <sub>GOOD</sub> start-up delay	Start-up rising edge, V <sub>TTS</sub> within ±100 mV of the feedback threshold	-	1	2	3.5	ms
P <sub>GOOD</sub> Propagation Delay	V <sub>TTS</sub> forced 25 mV beyond P <sub>GOOD</sub> trip threshold	T <sub>PGOOD</sub>	5	10	35	μs
P <sub>GOOD</sub> Leakage Current	$V_{TTS} = V_{RI}$ (P <sub>GOOD</sub> Hi–impedance), P <sub>GOOD</sub> = V <sub>CC</sub> + 0.3 V, T <sub>A</sub> = +25°C	I <sub>PGOOD</sub>			1	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### General\*

The NCP51510 is a source/sink tracking termination regulator specifically designed for low input voltage and low external component count systems where space is a key application parameter. The NCP51510 integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, a remote sensing input (V<sub>TTS</sub>) should be connected to the positive terminal of the output capacitors as a separate trace from the high current path of the V<sub>TT</sub> output.

## **Generation of Internal Voltage Reference**

The  $V_{TT}$  output voltage is regulated to (and tracks with) the voltage on the  $V_{RI}$  Reference input. When the  $V_{RI}$  input is configured for standard DDR termination applications, the  $V_{RI}$  Reference input can be set by an external equivalent ratio voltage divider connected to the memory supply bus  $(V_{DDQ})$ . The NCP51510 supports  $V_{TT}$  voltages from 0.5 V to 1.5 V.

#### **Generation of Internal Voltage Reference (cont)**

When the  $V_{RO}$  output is configured for DDR termination applications, it provides a separate  $V_{TT}$  output reference voltage for the memory application. The  $V_{RO}$  Reference Output pin is a buffered version of the  $V_{RI}$  Reference Input, and is capable of sourcing and sinking a load of  $\pm 5$  mA. The  $V_{RO}$  output becomes active when the  $V_{RI}$  input > 0.45 V and the  $V_{CC}$  power rail is above the UVLO threshold. The  $V_{RO}$  Reference Output is independent of the  $\overline{SS}$  pin (Suspend Shutdown) state.

### **Fault Detection and Shutdown Function**

When the  $\overline{SS}$  "Suspend Shutdown" input pin is driven high, the NCP51510 regulator begins normal operation, with the Soft Start circuit gradually increasing output current during the first 200  $\mu$ s in order to reduce the input

surge currents at startup, with full current available after the 200 µs Soft–Start circuitry has timed out.

When the  $\overline{SS}$  input is driven low, the  $V_{TT}$  output is discharged to  $P_{GND}$  through an internal  $8~\Omega$  MOSFET. The  $V_{RO}$  output remains on when the  $\overline{SS}$  input is driven low. The NCP51510 provides an open—drain  $P_{GOOD}$  "Power Good" output that goes high when the  $V_{TTS}$  Sense input is within  $\pm 150~\text{mV}$  of the  $V_{RI}$  Reference Input. The  $P_{GOOD}$  output de—asserts within 10  $\mu$ s after the  $V_{TTS}$  Sense input exceeds the size of the  $P_{GOOD}$  window. During initial  $V_{TT}$  startup,  $P_{GOOD}$  asserts high 2 ms after the  $V_{TTS}$  Sense input enters  $P_{GOOD}$  window. Because the  $P_{GOOD}$  output is open—drain, an external pull—up resistor is required (100 k $\Omega^*$ ) between  $P_{GOOD}$  and a stable active supply voltage rail.

#### **Thermal Shutdown with Hysteresis**

If the NCP51510 is to operate in elevated temperatures for long durations, care should be taken to ensure that the maximum operating junction temperature is not exceeded. To guarantee safe operation, the NCP51510 provides on–chip thermal shutdown protection. When the chip junction temperature exceeds  $165^{\circ}\text{C*}$ , the part will shutdown. When the junction temperature falls back, to  $150^{\circ}\text{C*}$ , the device resumes normal operation. If the junction temperature exceeds the thermal shutdown threshold, the  $V_{TT}$  output is shut off, discharged by the 8  $\Omega$  internal discharge MOSFET.

## **Output Capacitor**

Output stability is guaranteed for  $V_{TT}$  output capacitance  $C_{OUT}$  from 10  $\mu F$  to 220  $\mu F$ . The ESR of  $C_{OUT}$  between 2 m $\Omega$  and 50 m $\Omega$  is required to maintain stability. Use the formula below to calculate the application's transient response:

$$\Delta I_{TT(pp)} \times ESR = \Delta V_{TT(pp)}$$

Where:

 $\Delta I_{TT(pp)}$  is the maximum peak-to-peak load current delta and  $\Delta V_{TT(pp)}$  is the allowable peak-to-peak voltage tolerance.

<sup>\*</sup>Typical values are used with the application description text. Please refer to the Electrical Specifications Table for a more detailed list of MIN, MAX and TYPICAL values.




Figure 1. Standard Application Schematic for NCP51510



PIN 1

// 0.10 C

REFERENCE

## **DFN10, 3x3, 0.5P** CASE 485C ISSUE F

· A3


A1

A B

**DATE 16 DEC 2021** 


#### NDTES:

- 1. DIMENSION AND TOLERANCING PER ASME Y14.5, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- TERMINAL 6 MAY HAVE MOLD COMPOUND MATERIAL ALONG SIDE EDGE.
   MOLD FLASH MAY NOT EXCEED 30 MICRONS ONTO BOTTOM SURFACE OF TERMINAL.
- 6. FOR DEVICE OPN CONTAINING W OPTION, DETAIL A AND DETAIL B ALTERNATE CONSTRUCTIONS ARE NOT APPLICABLE. WETTABLE FLANK CONSTRUCTION IS DETAIL B AS SHOWN ON SIDE VIEW OF PACKAGE.



TOP VIEW

DETAIL B



DETAIL B
ALTERNATE CONSTRUCTION


A1	0.00		0.05
A3		0.20 REF	
ه	0.18	0.23	0.30
D	2.90	3.00	3.10
D2	2.40	2.50	2.60
E	2.90	3.00	3.10
E2	1.70	1.80	1.90
e		0.50 BSC	
К	0.20 REF		
L	0.30	0.40	0.50
L1			0.03


MILLIMETERS

MIN. NDM. MAX.


0.80 0.90 1.00

DIM





DETAIL A
ALTERNATE CONSTRUCTION



# RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

# XXXXX ALYW•

GENERIC
MARKING DIAGRAM\*

XXXXX

XXXXX = Specific Device Code A = Assembly Location

A = Assembly Lo
L = Wafer Lot
Y = Year
W = Work Week

■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON03161D Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN10, 3X3 MM, 0.5 MM P	тсн	PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales