

ANALOG Synchronous Buck Controller with DEVICES Constant On Time and Valley Current Mode

Data Sheet

ADP1878/ADP1879

FEATURES

Power input voltage range: 2.95 V to 20 V

On-board bias regulator

Minimum output voltage: 0.6 V

0.6 V reference voltage with ±1.0% accuracy

Supports all N-channel MOSFET power stages

Available in 300 kHz, 600 kHz, and 1.0 MHz options

No current sense resistor required

Power saving mode (PSM) for light loads (ADP1879 only)

Resistor programmable current limit

Power good with internal pull-up resistor

Externally programmable soft start

Thermal overload protection

Short-circuit protection

Standalone precision enable input

Integrated bootstrap diode for high-side drive

Starts into a precharged output

Available in a 14-lead LFCSP_WD package

APPLICATIONS

Telecommunications and networking systems Mid-to-high end servers **Set-top boxes DSP** core power supplies

GENERAL DESCRIPTION


The ADP1878/ADP1879 are versatile current-mode, synchronous step-down controllers. They provide superior transient response, optimal stability, and current-limit protection by using a constant on time, pseudo fixed frequency with a programmable current-limit, current control scheme. These devices offer optimum performance at low duty cycles by using a valley, current-mode control architecture allowing the ADP1878/ADP1879 to drive all N-channel power stages to regulate output voltages to as low as 0.6 V.

The ADP1879 is the power saving mode (PSM) version of the device and is capable of pulse skipping to maintain output regulation while achieving improved system efficiency at light loads (see the ADP1879 Power Saving Mode (PSM) section for more information).

Available in three frequency options (300 kHz, 600 kHz, and 1.0 MHz) plus the PSM option, the ADP1878/ADP1879 are well suited for a wide range of applications that require a single input power supply range from 2.95 V to 20 V. Low voltage biasing is supplied via a 5 V internal low dropout regulator (LDO). In addition, soft start programmability is included to limit input inrush current from the input supply during startup and to provide reverse current protection during precharged output

Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TYPICAL APPLICATIONS CIRCUIT



conditions. The low-side current sense, current gain scheme and integration of a boost diode, together with the PSM/forced pulse-width modulation (PWM) option, reduce the external device count and improve efficiency.

The ADP1878/ADP1879 operate over the -40° C to $+125^{\circ}$ C junction temperature range and are available in a 14-lead LFCSP_WD package.




Figure 2. ADP1878/ADP1879 Efficiency vs. Load Current (V_{OUT} = 1.8 V, 300 kHz)

TABLE OF CONTENTS

Features
Applications
Typical Applications Circuit
General Description
Revision History
Specifications
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Theory of Operation
Block Diagram1
Startup1
Soft Start1
Precision Enable Circuitry1
Undervoltage Lockout1
On-Board Low Dropout (LDO) Regulator1
Thermal Shutdown1
Programming Resistor (RES) Detect Circuit1
Valley Current-Limit Setting1
Hiccup Mode During Short Circuit2
Synchronous Rectifier
ADP1879 Power Saving Mode (PSM)2
Timer Operation
REVISION HISTORY
9/12—Rev. A to Rev. B
Changes to Table 7
6/12—Rev. 0 to Rev. A
Changes to Table 1
7/11—Revision 0: Initial Version

- · · · · · · · · · · · · · · · · · · ·	
Power-Good Monitoring	23
Applications Information	24
Feedback Resistor Divider	24
Inductor Selection	24
Output Ripple Voltage (ΔV_{RR})	24
Output Capacitor Selection	24
Compensation Network	25
Efficiency Consideration	26
Input Capacitor Selection	27
Thermal Considerations	27
Design Example	29
External Component Recommendations	31
Layout Considerations	33
IC Section (Left Side of Evaluation Board)	35
Power Section	35
Differential Sensing	36
Typical Application Circuits	37
12 A, 300 kHz High Current Application Circuit	37
5.5 V Input, 600 kHz Current Application Circuit	37
300 kHz High Current Application Circuit	38
Packaging and Ordering Information	39
Outline Dimensions	39
Ordering Guide	40

SPECIFICATIONS

All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). VREG = 5 V, BST – SW = VREG – V_{RECT_DROP} (see Figure 40 to Figure 42). VIN = 12 V. The specifications are valid for $T_J = -40$ °C to +125°C, unless otherwise specified.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
POWER SUPPLY CHARACTERISTICS						
High Input Voltage Range	VIN	$C_{VIN} = 22 \mu F(25 \text{ V rating}) \text{ right at Pin 1 to PGND (Pin 11)}$				
		ADP1878ACPZ-0.3-R7/ADP1879ACPZ-0.3-R7 (300 kHz)	2.95	12	20	V
		ADP1878ACPZ-0.6-R7/ADP1879ACPZ-0.6-R7 (600 kHz)	2.95	12	20	V
		ADP1878ACPZ-1.0-R7/ADP1879ACPZ-1.0-R7 (1.0 MHz)	3.25	12	20	V
Quiescent Current	I _{Q_REG} + I _{Q_BST}	FB = 1.5 V, no switching		1.1		mA
Shutdown Current	I _{REG,SD} +	EN < 600 mV		140	225	μΑ
Undervoltage Lockout	UVLO	Rising VIN (see Figure 35 for temperature variation)		2.65		٧
UVLO Hysteresis		Falling VIN from operational state		178		mV
INTERNAL REGULATOR		Do not load VREG externally because it is intended to				
CHARACTERISTICS		bias internal circuitry only				
VREG Operational Output Voltage	VREG	$C_{VREG} = 4.7 \mu\text{F to PGND}, 0.22 \mu\text{F to GND}, V_{IN} = 2.95 \text{V to } 20 \text{V}$				
		ADP1878ACPZ-0.3-R7/ADP1879ACPZ-0.3-R7 (300 kHz)	2.75	5	5.5	V
		ADP1878ACPZ-0.6-R7/ADP1879ACPZ-0.6-R7 (600 kHz)	2.75	5	5.5	V
		ADP1878ACPZ-1.0-R7/ADP1879ACPZ-1.0-R7 (1.0 MHz)	3.05	5	5.5	V
VREG Output in Regulation		$V_{IN} = 7 \text{ V}, 100 \text{ mA}$	4.82	4.981	5.16	V
, ,		V _{IN} = 12 V, 100 mA	4.83	4.982	5.16	V
Load Regulation		$0 \text{ mA to } 100 \text{ mA}, V_{IN} = 7 \text{ V}$		32		mV
3		0 mA to 100 mA, V _{IN} = 20 V		34		mV
Line Regulation		$V_{IN} = 7 \text{ V to } 20 \text{ V, } 20 \text{ mA}$		1.8		mV
eega.ae		$V_{IN} = 7 \text{ V to } 20 \text{ V}, 100 \text{ mA}$		2.0		mV
VIN to VREG Dropout Voltage		100 mA out of VREG, $V_{IN} \le 5 \text{ V}$		306	415	mV
Short VREG to PGND		$V_{IN} = 20 \text{ V}$		229	320	mA
SOFT START		Connect external capacitor from SS pin to GND,			320	11171
Soft Start Period Calculation		$C_{ss} = 10 \text{ nF/ms}$		10		nF/ms
ERROR AMPLIFER		-55				
FB Regulation Voltage	V _{FB}	T ₁ = 25°C		600		mV
1 b negalation voltage	* FB	$T_1 = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	596	600	604	mV
		$T_1 = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	594.2	600	605.8	mV
Transconductance	G _m	1] = 10 € 10 + 125 €	320	496	670	μS
FB Input Leakage Current	١.	FB = 0.6 V, EN = VREG	320	1	50	nΑ
CURRENT SENSE AMPLIFIER GAIN	I _{FB, LEAK}	TD = 0.0 V, EIV = VILEG			30	11/1
Programming Resistor (RES) Value from RES to PGND		$RES = 47 \text{ k}\Omega \pm 1\%$	2.7	3	3.3	V/V
value from files to 1 dits		RES = $22 \text{ k}\Omega \pm 1\%$	5.5	6	6.5	V/V
		RES = none	11	12	13	V/V
		RES = $100 \text{ k}\Omega \pm 1\%$	22	24	26	V/V
SWITCHING FREQUENCY		Typical values measured at 50% time points with 0 nF at DRVH and DRVL; maximum values are guaranteed by bench evaluation ¹				.,,
ADP1878ACPZ-0.3-R7/ ADP1879ACPZ-0.3-R7				300		kHz
On Time		$V_{IN} = 5 \text{ V}, V_{OUT} = 2 \text{ V}, T_{J} = 25^{\circ}\text{C}$ 1120		1200	1345	ns
Minimum On Time		$V_{IN} = 20 \text{ V}$		145	190	ns
Minimum Off Time		84% duty cycle (maximum)		340	400	ns
		o . /o date, cycle (maximum)	1	5.0		1.15

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
ADP1878ACPZ-0.6-R7/ ADP1879ACPZ-0.6-R7				600		kHz
On Time		$V_{IN} = 5 \text{ V}, V_{OUT} = 2 \text{ V}, T_{J} = 25^{\circ}\text{C}$	500	540	605	ns
Minimum On Time		$V_{IN} = 20 \text{ V}, V_{OUT} = 0.8 \text{ V}$		82	110	ns
Minimum Off Time		65% duty cycle (maximum)		340	400	ns
ADP1878ACPZ-1.0-R7/ ADP1879ACPZ-1.0-R7				1.0		MHz
On Time		$V_{IN} = 5 \text{ V}, V_{OUT} = 2 \text{ V}, T_{J} = 25^{\circ}\text{C}$	285	312	360	ns
Minimum On Time		$V_{IN} = 20 \text{ V}$		52	85	ns
Minimum Off Time		45% duty cycle (maximum)		340	400	ns
OUTPUT DRIVER CHARACTERISTICS						
High-Side Driver						
Output Source Resistance		I _{SOURCE} = 1.5 A, 100 ns, positive pulse (0 V to 5 V)		2.20	3	Ω
Output Sink Resistance		I _{SINK} = 1.5 A, 100 ns, negative pulse (5 V to 0 V)		0.72	1	Ω
Rise Time ²	t _{r, DRVH}	BST – SW = 4.4 V, C_{IN} = 4.3 nF (see Figure 59)		25		ns
Fall Time ²	t _{f. DRVH}	BST – SW = 4.4 V, C_{IN} = 4.3 nF (see Figure 60)		11		ns
Low-Side Driver	1, DKVH	, - ₄ (, 3,				1
Output Source Resistance		I _{SOURCE} = 1.5 A, 100 ns, positive pulse (0 V to 5 V)		1.5	2.2	Ω
Output Sink Resistance		I _{SINK} = 1.5 A, 100 ns, negative pulse (5 V to 0 V)		0.7	1	Ω
Rise Time ²	t _{r,DRVL}	$V_{RFG} = 5.0 \text{ V}$, $C_{IN} = 4.3 \text{ nF}$ (see Figure 60)		18	•	ns
Fall Time ²	t _{f,DRVL}	$V_{REG} = 5.0 \text{ V}$, $C_{IN} = 4.3 \text{ nF}$ (see Figure 59)		16		ns
Propagation Delays	₹f,DRVL	V _{REG} = 3.0 V, C _{IN} = 4.5 III (3cc Figure 35)		10		113
DRVL Fall to DRVH Rise ²	1.	BST – SW = 4.4 V (see Figure 59)		15.7		ns
DRVH Fall to DRVL Rise ²	t _{tpdhDRVH}	BST – SW = 4.4 V (see Figure 59)		16		ns
SW Leakage Current	t _{tpdhDRVL}	BST = 3V = 4.4 V (see Figure 60) $BST = 25 \text{ V, } SW = 20 \text{ V, } V_{REG} = 5 \text{ V}$		10	110	
Integrated Rectifier	I _{SWLEAK}	B31 – 23 V, 3VV – 20 V, V _{REG} – 3 V			110	μΑ
Channel Impedance		-10 m A		22.3		Ω
PRECISION ENABLE THRESHOLD		$I_{SINK} = 10 \text{ mA}$		22.3		12
		V 20V+-20VV 275V+-55V	605	624	662	\/
Logic High Level		$V_{IN} = 2.9 \text{ V to } 20 \text{ V}, V_{REG} = 2.75 \text{ V to } 5.5 \text{ V}$	605	634	663	mV
Enable Hysteresis		$V_{IN} = 2.9 \text{ V to } 20 \text{ V}, V_{REG} = 2.75 \text{ V to } 5.5 \text{ V}$		31		mV
COMP VOLTAGE	,,	T. EN VOEC	0.47			.,
COMP Clamp Low Voltage	$V_{COMP(LOW)}$	Tie EN pin to VREG to enable device	0.47			V
COMP Clamp High Voltage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$(2.75 \text{ V} \le \text{V}_{REG} \le 5.5 \text{ V})$			2.55	V
COMP Clamp High Voltage COMP Zero Current Threshold	V _{COMP(HIGH)}	$(2.75 \text{ V} \le \text{V}_{\text{REG}} \le 5.5 \text{ V})$		1.10	2.55	V
	V _{COMP_ZCT}	$(2.75 \text{ V} \le \text{V}_{REG} \le 5.5 \text{ V})$		1.10		V
THERMAL SHUTDOWN	T_{TMSD}	Disir a torrespondent		155		0.0
Thermal Shutdown Threshold		Rising temperature		155		°C
Thermal Shutdown Hysteresis				15		°C
CURRENT LIMIT				_		
Hiccup Current-Limit Timing		COMP = 2.4 V		6		ms
OVERVOLTAGE AND POWER- GOOD THRESHOLDS	PGOOD					
FB Power-Good Threshold	FB_PGD	V _{FB} rising during system power up		542	566	mV
FB Power-Good Hysteresis				34	55	mV
FB Overvoltage Threshold	FB _{ov}	V_{FB} rising during overvoltage event, $I_{PGOOD} = 1$ mA		691	710	mV
FB Overvoltage Hysteresis				35	55	mV
PGOOD Low Voltage During Sink	V_{PGOOD}	$I_{PGOOD} = 1 \text{ mA}$		143	200	mV
PGOOD Leakage Current		PGOOD = 5 V		1	100	nA

¹ The maximum specified values are with the closed loop measured at 10% to 90% time points (see Figure 59 and Figure 60), C_{GATE} = 4.3 nF, and the high- and low-side MOSFETs being Infineon BSC042N03MS G.
² Not automatic test equipment (ATE) tested.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
VREG to PGND, GND	−0.3 V to +6 V
VIN, EN, PGOOD to PGND	-0.3 V to +28 V
FB, COMP, RES, SS to GND	-0.3 V to (VREG + 0.3 V)
DRVL to PGND	-0.3 V to (VREG + 0.3 V)
SW to PGND	-2.0 V to +28 V
BST to SW	-0.6 V to (VREG + 0.3 V)
BST to PGND	-0.3 V to +28 V
DRVH to SW	−0.3 V to VREG
PGND to GND	±0.3 V
PGOOD Input Current	35 mA
θ _{JA} (14-Lead LFCSP_WD)	
4-Layer Board	30°C/W
Operating Junction Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Soldering Conditions	JEDEC J-STD-020
Maximum Soldering Lead Temperature (10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to PGND.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Boundary Condition

In determining the values given in Table 2 and Table 3, natural convection is used to transfer heat to a 4-layer evaluation board.

Table 3. Thermal Resistance

Package Type	θја	Unit
θ _{JA} (14-Lead LFCSP_WD)		
4-Layer Board	30	°C/W


ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

ADP1878/ADP1879



1. CONNECT THE EXPOSED PAD TO THE ANALOG GROUND PIN (GND).

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin		•
No.	Mnemonic	Description
1	VIN	High-Side Input Voltage. Connect VIN to the drain of the high-side MOSFET.
2	COMP	Output of the Error Amplifier. Connect compensation network between this pin and AGND to achieve stability (see the Compensation Network section).
3	EN	IC Enable. Connect EN to VREG to enable the IC. When pulled down to AGND externally, EN disables the IC.
4	FB	Noninverting Input of the Internal Error Amplifier. This is the node where the feedback resistor is connected.
5	GND	Analog Ground Reference Pin of the IC. Connect all sensitive analog components to this ground plane (see the Layout Considerations section).
6	RES	Current Sense Gain Resistor (External). Connect a resistor between the RES pin and GND (Pin 5).
7	VREG	Internal Regulator Supply Bias Voltage for the ADP1878/ADP1879 Controller (Includes the Output Gate Drivers). Connecting a bypass capacitor of 1 μ F directly from this pin to PGND and a 0.1 μ F capacitor across VREG and GND are recommended.
8	SS	Soft Start Input. Connect an external capacitor to GND to program the soft start period. There is a capacitance value of 10 nF for every 1 ms of soft start delay.
9	PGOOD	Open-Drain Power-Good Output. PGOOD sinks current when FB is out of regulation or during thermal shutdown. Connect a 3 k Ω resistor between PGOOD and VREG. Leave PGOOD unconnected if it is not used.
10	DRVL	Drive Output for the External Low-Side, N-Channel MOSFET. This pin also serves as the current sense gain setting pin (see Figure 69).
11	PGND	Power Ground. Ground for the low-side gate driver and low-side N-channel MOSFET.
12	DRVH	Drive Output for the External High-Side N-Channel MOSFET.
13	SW	Switch Node Connection.
14	BST	Bootstrap for the High-Side N-Channel MOSFET Gate Drive Circuitry. An internal boot rectifier (diode) is connected between VREG and BST. A capacitor from BST to SW is required. An external Schottky diode can also be connected between VREG and BST for increased gate drive capability.
	EP	Exposed Pad. Connect the exposed pad to the analog ground pin (GND).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Efficiency—300 kHz, $V_{OUT} = 0.8 \text{ V}$




Figure 5. Efficiency—300 kHz, $V_{OUT} = 1.8 \text{ V}$




Figure 6. Efficiency—300 kHz, $V_{OUT} = 7 V$




Figure 7. Efficiency—600 kHz, $V_{OUT} = 0.8 \text{ V}$




Figure 8. Efficiency—600 kHz, $V_{OUT} = 1.8 \text{ V}$




Figure 9. Efficiency—600 kHz, $V_{OUT} = 5 V$




Figure 10. Efficiency—1.0 MHz, V_{OUT} = 0.8 V




Figure 11. Efficiency—1.0 MHz, Vout = 1.8 V




Figure 12. Efficiency—1.0 MHz, Vout = 5 V




Figure 13. Output Voltage Accuracy—300 kHz, $V_{OUT} = 0.8 \text{ V}$




Figure 14. Output Voltage Accuracy—300 kHz, V_{OUT} = 1.8 V




Figure 15. Output Voltage Accuracy—300 kHz, $V_{OUT} = 7 V$




Figure 16. Output Voltage Accuracy—600 kHz, V_{OUT} = 0.8 V




Figure 17. Output Voltage Accuracy—600 kHz, Vout = 1.8 V




Figure 18. Output Voltage Accuracy—600 kHz, $V_{OUT} = 5 V$




Figure 19. Output Voltage Accuracy—1.0 MHz, V_{OUT} = 0.8 V




Figure 20. Output Voltage Accuracy—1.0 MHz, $V_{OUT} = 1.8 \text{ V}$




Figure 21. Output Voltage Accuracy—1.0 MHz, $V_{OUT} = 5 V$




Figure 22. Feedback Voltage vs. Temperature




Figure 23. Switching Frequency vs. High Input Voltage, 300 kHz, $\pm 10\%$ of 12 V




Figure 24. Switching Frequency vs. High Input Voltage, 600 kHz, $V_{\rm OUT}$ = 1.8 V, $V_{\rm IN}$ Range = 13 V to 16.5 V




Figure 25. Switching Frequency vs. High Input Voltage, 1.0 MHz, V_{IN} Range = 13 V to 16.5 V




Figure 26. Frequency vs. Load Current, 300 kHz, $V_{OUT} = 0.8 \text{ V}$




Figure 27. Frequency vs. Load Current, 300 kHz, $V_{OUT} = 1.8 \text{ V}$




Figure 28. Frequency vs. Load Current, 300 kHz, $V_{OUT} = 7 V$




Figure 29. Frequency vs. Load Current, 600 kHz, $V_{OUT} = 0.8 \text{ V}$




Figure 30. Frequency vs. Load Current, 600 kHz, $V_{OUT} = 1.8 \text{ V}$




Figure 31. Frequency vs. Load Current, 600 kHz, $V_{OUT} = 5 V$




Figure 32. Frequency vs. Load Current, $V_{OUT} = 1.0 \text{ MHz}$, 0.8 V




Figure 33. Frequency vs. Load Current, 1.0 MHz, $V_{OUT} = 1.8 \text{ V}$




Figure 34. Frequency vs. Load Current, 1.0 MHz, $V_{OUT} = 5 V$




Figure 35. UVLO vs. Temperature




Figure 36. Maximum Duty Cycle vs. Frequency




Figure 37. Maximum Duty Cycle vs. High Voltage Input (V_{IN})




Figure 38. Minimum Off Time vs. Temperature




Figure 39. Minimum Off Time vs. V_{REG} (Low Input Voltage)




Figure 40. Internal Rectifier Drop vs. Frequency




Figure 41. Internal Boost Rectifier Drop vs. VREG (Low Input Voltage) Over V_{IN} Variation




Figure 42. Internal Boost Rectifier Drop vs. V_{REG}




Figure 43. Low-Side MOSFET Body Diode Conduction Time vs. V_{REG}




Figure 44. Power Saving Mode (PSM) Operational Waveform, 100 mA




Figure 45. PSM Waveform at Light Load, 500 mA




Figure 46. CCM Operation at Heavy Load, 12 A (See Figure 95 for Application Circuit)




Figure 47. Load Transient Step—PSM Enabled, 12 A (See Figure 95 Application Circuit)




Figure 48. Positive Step During Heavy Load Transient Behavior—PSM Enabled, $12 \text{ A}, V_{OUT} = 1.8 \text{ V}$ (See Figure 95 Application Circuit)




Figure 49. Negative Step During Heavy Load Transient Behavior—PSM Enabled, 12 A (See Figure 95 Application Circuit)




Figure 50. Load Transient Step—Forced PWM at Light Load, 12 A (See Figure 95 Application Circuit)




Figure 51. Positive Step During Heavy Load Transient Behavior—Forced PWM at Light Load, 12 A, $V_{\rm OUT}$ = 1.8 V (See Figure 95 Application Circuit)




Figure 52. Negative Step During Heavy Load Transient Behavior—Forced PWM at Light Load, 12 A (See Figure 95 Application Circuit)




Figure 53. Output Short-Circuit Behavior Leading to Hiccup Mode




Figure 54. Magnified Waveform During Hiccup Mode




Figure 55. Start-Up Behavior at Heavy Load, 12 A, 300 kHz (See Figure 95 Application Circuit)




Figure 56. Power-Down Waveform During Heavy Load




Figure 57. Output Voltage Ripple Waveform During PSM Operation at Light Load, 2 A




Figure 58. Output Drivers and SW Node Waveforms




Figure 59. High-Side Driver Rising and Low-Side Falling Edge Waveforms (C_{IN} = 4.3 nF (High-/Low-Side MOSFET), Q_{TOTAL} = 27 nC (V_{CS} = 4.4 V (Q1), V_{CS} = 5 V (Q3))




Figure 60. High-Side Driver Falling and Low-Side Rising Edge Waveforms ($C_N = 4.3$ nF (High-/Low-Side MOSFET), $Q_{TOTAL} = 27$ nC ($V_{GS} = 4.4$ V (Q1), $V_{GS} = 5$ V (Q3))




Figure 61. Transconductance vs. Temperature




Figure 62. Transconductance vs. V_{REG}




Figure 63. Quiescent Current vs. V_{REG}

THEORY OF OPERATION

BLOCK DIAGRAM




Figure 64. ADP1878/ADP1879 Block Diagram

The ADP1878/ADP1879 are versatile current-mode, synchronous step-down controllers that provide superior transient response, optimal stability, and current-limit protection by using a constant on time, pseudo fixed frequency with a programmable current sense gain, current control scheme. In addition, these devices offer


optimum performance at low duty cycles by using a valley, current-mode control architecture. This allows the ADP1878/ADP1879 to drive all N-channel power stages to regulate output voltages to as low as 0.6 V.

STARTUP

Each ADP1878/ADP1879 has an internal regulator (VREG) for biasing and supplying power for the integrated N-channel MOSFET drivers. Place a bypass capacitor directly across the VREG (Pin 7) and PGND (Pin 13) pins. Included in the power-up sequence is the biasing of the current sense amplifier, the current sense gain circuit (see the Programming Resistor (RES) Detect Circuit section), the soft start circuit, and the error amplifier.

The current sense blocks provide valley current information (see the Programming Resistor (RES) Detect Circuit section) and they are a variable of the compensation equation for loop stability (see the Compensation Network section). In a process performed by the RES detect circuit, the valley current information is extracted by forcing 0.4 V across the RES and PGND pins generating current. The current through the RES resistor is used to set the current sense amplifier gain (see the Programming Resistor (RES) Detect Circuit section). This process takes approximately 800 μs , after which time the drive signal pulses appear at the DRVL and DRVH pins synchronously, and the output voltage begins to rise in a controlled manner through the soft start sequence.

The soft start and error amplifier blocks determine the rise time of the output voltage (see the Soft Start section). At the beginning of a soft start, the error amplifier charges the external compensation capacitor, causing the COMP pin to rise (see Figure 65). Tying the VREG pin to the EN pin via a pull-up resistor causes the voltage at the EN pin to rise above the enable threshold of 630 mV, thereby enabling the ADP1878/ADP1879.



SOFT START

The ADP1878 employs externally programmable, soft start circuitry that charges up a capacitor tied to the SS pin to GND. This prevents input inrush current through the external MOSFET from the input supply $(V_{\rm IN})$. The output tracks the ramping voltage by producing PWM output pulses to the high-side MOSFET. The purpose is to limit the inrush current from the high voltage input supply $(V_{\rm IN})$ to the output $(V_{\rm OUT})$.

PRECISION ENABLE CIRCUITRY

The ADP1878/ADP1879 have precision enable circuitry. The precision enable threshold is 630 mV including 30 mV of hysteresis (see Figure 66). Connecting the EN pin to GND disables the ADP1878/ADP1879, reducing the supply current of the device to approximately 140 μ A.




Figure 66. Connecting EN Pin to VREG via a Pull-Up Resistor to Enable the ADP1878/ADP1879

UNDERVOLTAGE LOCKOUT

The undervoltage lockout (UVLO) feature prevents the device from operating both the high- and low-side N-channel MOSFETs at extremely low or undefined input voltage ($V_{\rm IN}$) ranges. Operation at an undefined bias voltage can result in the incorrect propagation of signals to the high-side power switches. This, in turn, results in invalid output behavior that can cause damage to the output devices, ultimately destroying the device tied at the output. The UVLO level is set at 2.65 V (nominal).

ON-BOARD LOW DROPOUT (LDO) REGULATOR

The ADP1878/ADP1879 use an on-board LDO to bias the internal digital and analog circuitry. With proper bypass capacitors connected to the VREG pin (output of the internal LDO), this pin also provides power for the internal MOSFET drivers. It is recommended to float VREG if VIN is used for greater than 5.5 V operation. The minimum voltage at which bias is guaranteed to operate is 2.75 V at VREG (see Figure 67).




Figure 67. On-Board Regulator

For applications where VIN is decoupled from VREG, the minimum voltage at VIN must be 2.9 V. It is recommended to tie VIN and VREG together if the VIN pin is subjected to a 2.75 V rail.

Table 5. Power Input and LDO Output Configurations

		1 0
VIN	VREG	Comments
>5.5 V	Float	Must use the LDO
<5.5 V	Connect to VIN	LDO drop voltage is not realized (that is, if VIN = 2.75 V, then VREG = 2.75 V)
<5.5 V	Float	LDO drop is realized
VIN ranging above and below 5.5 V	Float	LDO drop is realized, minimum VIN recommendation is 2.95 V

THERMAL SHUTDOWN

Thermal shutdown is a protection feature that prevents the IC from damage caused by a very high operating junction temperature. If the junction temperature of the device exceeds 155°C, the device enters the thermal shutdown state. In this state, the device shuts off both the high- and low-side MOSFETs and disables the entire controller immediately, thus reducing the power consumption of the IC. The device resumes operation after the junction temperature of the device cools to less than 140°C.

PROGRAMMING RESISTOR (RES) DETECT CIRCUIT

Upon startup, one of the first blocks to become active is the RES detect circuit. This block powers up before soft start begins. It forces a 0.4 V reference value at the RES pin (see Figure 68) and is programmed to identify four possible resistor values: 47 k Ω , 22 k Ω , open, and 100 k Ω .

The RES detect circuit digitizes the value of the resistor at the RES pin (Pin 6). An internal ADC outputs a 2-bit digital code that is used to program four separate gain configurations in the current sense amplifier (see Figure 69). Each configuration corresponds to a current sense gain ($A_{\rm CS}$) of 3 V/V, 6 V/V, 12 V/V, or 24 V/V, respectively (see Table 6 and Table 7). This variable is used for the valley current-limit setting, which sets up the appropriate current sense gain for a given application and sets the compensation necessary to achieve loop stability (see the Valley Current-Limit Setting section and the Compensation Network section).




Figure 68. Programming Resistor Location




Figure 69. RES Detect Circuit for Current Sense Gain Programming

Table 6. Current Sense Gain Programming

Resistor	Acs	
47 kΩ	3 V/V	
22 kΩ	6 V/V	
Open	12 V/V	
100 kΩ	24 V/V	

VALLEY CURRENT-LIMIT SETTING

The architecture of the ADP1878/ADP1879 is based on valley current-mode control. The current limit is determined by three components: the $R_{\rm ON}$ of the low-side MOSFET, the output voltage swing of the current sense amplifier, and the current sense gain. The output range of the current sense amplifier is internally fixed at 1.4 V. The current sense gain is programmable via an external resistor at the RES pin (see the Programming Resistor (RES) Detect Circuit section). The $R_{\rm ON}$ of the low-side MOSFET can vary over temperature and usually has a positive $T_{\rm C}$ (meaning that it increases with temperature); therefore, it is recommended to program the current sense, gain resistor based on the rated $R_{\rm ON}$ of the MOSFET at 125°C.

Because the ADP1878/ADP1879 are based on valley current control, the relationship between I_{CLIM} and I_{LOAD} is

$$I_{CLIM} = I_{LOAD} \times \left(1 - \frac{K_I}{2}\right)$$

where:

 K_I is the ratio between the inductor ripple current and the desired average load current (see Figure 70).

 I_{CLIM} is the desired valley current limit.

 I_{LOAD} is the current load.

Establishing K_I helps to determine the inductor value (see the Inductor Selection section), but in most cases, $K_I = 0.33$.




Figure 70. Valley Current Limit to Average Current Relation

When the desired valley current limit (I_{CLIM}) has been determined, the current sense gain can be calculated as follows:

$$I_{CLIM} = \frac{1.4 \text{ V}}{A_{CS} \times R_{ON}}$$

where.

 R_{ON} is the channel impedance of the low-side MOSFET. A_{CS} is the current sense gain multiplier (see Table 6 and Table 7).

Although the ADP1878/ADP1879 have only four discrete current sense gain settings for a given $R_{\rm ON}$ variable, Table 7 and Figure 71 outline several available options for the valley current setpoint based on various $R_{\rm ON}$ values.

Table 7. Valley Current Limit Program (See Figure 71)

	-	Valley Current Level (A) ¹					
Ron	47 kΩ,	22 kΩ,	Open,	100 kΩ,			
$(m\Omega)$	$A_{cs} = 3 V/V$	$A_{cs} = 6 \text{ V/V}$	$A_{CS} = 12 \text{ V/V}$	$A_{CS} = 24 \text{ V/V}$			
1.5				38.9			
2				29.2			
2.5				23.3			
3			39.0	19.5			
3.5			33.4	16.7			
4.5			26.0	13			
5			23.4	11.7			
5.5			21.25	10.6			
10		23.3	11.7	5.83			
15	31.0	15.5	7.75	3.87			
18	26.0	13.0	6.5	3.25			

¹ Blank cells are not applicable.




Figure 71. Valley Current-Limit Value vs. R_{ON} of the Low-Side MOSFET for Each Programming Resistor (RES)

The valley current limit is programmed as listed in Table 7 and shown in Figure 71. The inductor that is chosen must be rated to handle the peak current, which is equal to the valley current from Table 7 plus the peak-to-peak inductor ripple current (see the Inductor Selection section). In addition, the peak current value must be used to compute the worst-case power dissipation in the MOSFETs (see Figure 72).




Figure 72. Valley Current-Limit Threshold in Relation to Inductor Ripple Current




Figure 73. Idle Mode Entry Sequence Due to Current-Limit Violation

HICCUP MODE DURING SHORT CIRCUIT

A current-limit violation occurs when the current across the source and drain of the low-side MOSFET exceeds the current-limit setpoint. When 32 current-limit violations are detected, the controller enters idle mode and turns off the MOSFETs for 6 ms, allowing the converter to cool down. Then, the controller reestablishes soft start and begins to cause the output to ramp up again (see Figure 73). While the output ramps up, the current sense amplifier output is monitored to determine if the violation is still present. If it is still present, the idle event occurs again, followed by the full chip, power-down sequence. This cycle continues until the violation no longer exists. If the violation disappears, the converter is allowed to switch normally, maintaining regulation.

SYNCHRONOUS RECTIFIER

The ADP1878/ADP1879 employ internal MOSFET drivers for the external high- and low-side MOSFETs. The low-side synchronous rectifier not only improves overall conduction efficiency, but it also ensures proper charging of the bootstrap capacitor located at the high-side driver input. This is beneficial during startup to provide sufficient drive signal to the external high-side MOSFET and to attain fast turn-on response, which is essential for minimizing switching losses. The integrated high-and low-side MOSFET drivers operate in complementary fashion with built-in anti cross conduction circuitry to prevent unwanted shoot through current that may potentially damage the MOSFETs or reduce efficiency because of excessive power loss.

ADP1879 POWER SAVING MODE (PSM)

A power saving mode is provided in the ADP1879. The ADP1879 operates in the discontinuous conduction mode (DCM) and pulse skips at light to medium load currents. The controller outputs pulses as necessary to maintain output regulation. Unlike the continuous conduction mode (CCM), DCM operation prevents negative current, thus allowing improved system efficiency at light loads. Current in the reverse direction through this pathway, however, results in power dissipation and, therefore, a decrease in efficiency.




Figure 74. Discontinuous Mode of Operation (DCM)

To minimize the chance of negative inductor current buildup, an on-board zero-cross comparator turns off all high- and low-side switching activities when the inductor current approaches the zero current line, causing the system to enter idle mode, where the high- and low-side MOSFETs are turned off. To ensure idle mode entry, a 10 mV offset, connected in series at the SW node, is implemented (see Figure 75).




Figure 75. Zero-Cross Comparator with 10 mV of Offset

As soon as the forward current through the low-side MOSFET decreases to a level where

$$10~\mathrm{mV} = I_{Q2} \times R_{ON(Q2)}$$

the zero-cross comparator (or I_{REV} comparator) emits a signal to turn off the low-side MOSFET. From this point, the slope of the inductor current ramping down becomes steeper (see Figure 76) as the body diode of the low-side MOSFET begins to conduct current and continues conducting current until the remaining energy stored in the inductor has been depleted.




Figure 76. 10 mV Offset to Ensure Prevention of Negative Inductor Current The system remains in idle mode until the output voltage drops below regulation. Next, a PWM pulse is produced, turning on the high-side MOSFET to maintain system regulation. The ADP1879 does not have an internal clock; it switches purely as a hysteretic controller, as described in this section.

TIMER OPERATION

The ADP1878/ADP1879 employ a constant on-time architecture, which provides a variety of benefits, including improved load and line transient response when compared with a constant (fixed) frequency current-mode control loop of comparable loop design. The constant on-time timer, or $t_{\rm ON}$ timer, senses the high-side input voltage ($V_{\rm IN}$) and the output voltage ($V_{\rm OUT}$) using SW waveform information to produce an adjustable one shot PWM pulse. The pulse varies the on-time of the high-side MOSFET in response to dynamic changes in input voltage, output voltage, and load current conditions to maintain output regulation. The timer generates an on-time ($t_{\rm ON}$) pulse that is inversely proportional to $V_{\rm IN}$.

$$t_{ON} = K \times \frac{V_{OUT}}{V_{IN}}$$

where *K* is a constant that is trimmed using an RC timer product for the 300 kHz, 600 kHz, and 1.0 MHz frequency options.




Figure 77. Constant On-Time Time

The constant on-time ($t_{\rm ON}$) is not strictly constant because it varies with $V_{\rm IN}$ and $V_{\rm OUT}$. However, this variation occurs in such a way as to keep the switching frequency virtually independent of $V_{\rm IN}$ and $V_{\rm OUT}$.

The $t_{\rm ON}$ timer uses a feedforward technique that, when applied to the constant on-time control loop, makes it a pseudo fixed frequency to a first-order approximation.

Second-order effects, such as dc losses in the external power MOSFETs (see the Efficiency Consideration section), cause some variation in frequency vs. load current and line voltage. These effects are shown in Figure 23 to Figure 34. The variations in frequency are much reduced compared with the variations generated if the feedforward technique is not used.

The feedforward technique establishes the following relationship:

$$f_{SW} = \frac{1}{K}$$

where f_{SW} is the controller switching frequency (300 kHz, 600 kHz, and 1.0 MHz).

The $t_{\rm ON}$ timer senses $V_{\rm IN}$ and $V_{\rm OUT}$ to minimize frequency variation as previously explained. This provides pseudo fixed frequency as explained in the Pseudo Fixed Frequency section. To allow headroom for $V_{\rm IN}$ and $V_{\rm OUT}$ sensing, adhere to the following equations:

$$V_{REG} \ge V_{IN}/8 + 1.5$$

$$V_{REG} \ge V_{OUT}/4$$

For typical applications where V_{REG} is 5 V, these equations are not relevant; however, for lower V_{REG} inputs, care may be required.

PSEUDO FIXED FREQUENCY

The ADP1878/ADP1879 employ a constant on-time control scheme. During steady state operation, the switching frequency stays relatively constant, or pseudo fixed. This is due to the one shot ton timer that produces a high-side PWM pulse with a fixed duration, given that external conditions such as input voltage, output voltage, and load current are also at steady state. During load transients, the frequency momentarily changes for the duration of the transient event so that the output comes back within regulation quicker than if the frequency were fixed, or if it were to remain unchanged. After the transient event is complete, the frequency returns to a pseudo fixed value.

To illustrate this feature more clearly, this section describes one such load transient event—a positive load step—in detail. During load transient events, the high-side driver output pulse width stays relatively consistent from cycle to cycle; however, the off time (DRVL on time) dynamically adjusts according to the instantaneous changes in the external conditions mentioned.


When a positive load step occurs, the error amplifier (out of phase with the output, V_{OUT}) produces new voltage information at its output (COMP). In addition, the current sense amplifier senses new inductor current information during this positive load transient event. The output voltage reaction of the error amplifier is compared with the new inductor current information that sets the start of the next switching cycle. Because current information is produced from valley current sensing, it is sensed at the down ramp of the inductor current, whereas the voltage loop information

is sensed through the counter action upswing of the output (COMP) of the error amplifier.

The result is a convergence of these two signals (see Figure 78), which allows an instantaneous increase in switching frequency during the positive load transient event. In summary, a positive load step causes V_{OUT} to transient down, which causes COMP to transient up and, therefore, shortens the off time. This resulting increase in frequency during a positive load transient helps to quickly bring V_{OUT} back up in value and within the regulation window.

Similarly, a negative load step causes the off time to lengthen in response to V_{OUT} rising. This effectively increases the inductor demagnetizing phase, helping to bring V_{OUT} within regulation. In this case, the switching frequency decreases, or experiences a foldback, to help facilitate output voltage recovery.

Because the ADP1878/ADP1879 have the ability to respond rapidly to sudden changes in load demand, the recovery period in which the output voltage settles back to its original steady state operating point is much quicker than it would be for a fixed frequency equivalent. Therefore, using a pseudo fixed frequency results in significantly better load transient performance compared to using a fixed frequency.



POWER-GOOD MONITORING

The ADP1878/ADP1879 power-good circuitry monitors the output voltage via the FB pin. The PGOOD pin is an opendrain output that can be pulled up by an external resistor to a voltage rail that does not necessarily have to be VREG. When the internal NMOS switch is in high impedance (off state), this means that the PGOOD pin is logic high and the output voltage via the FB pin is within the specified regulation window. When

the internal switch is turned on, PGOOD is internally pulled low when the output voltage via the FB pin is outside this regulation window.

The power-good window is defined with a typical upper specification of +90 mV and a lower specification of -70 mV below the FB voltage of 600 mV. When an overvoltage event occurs at the output, there is a typical propagation delay of 12 μs prior to the deassertion (logic low) of the PGOOD pin. When the output voltage reenters the regulation window, there is a propagation delay of 12 μs prior to PGOOD reasserting back to a logic high state. When the output is outside the regulation window, the PGOOD open-drain switch is capable of sinking 1 mA of current and providing 140 mV of drop across this switch. The user is free to tie the external pull-up resistor (RRES) to any voltage rail up to 20 V. The following equation provides the proper external pull-up resistor value:

$$R_{PGD} = \frac{V_{EXT} - 140 \text{ mV}}{1 \text{ mA}}$$

where

 R_{PGD} is the PGOOD external resistor. V_{EXT} is a user chosen voltage rail.




Figure 79. Power Good, Output Voltage Monitoring Circuit




Figure 80. Power-Good Timing Diagram, t_{PGD} = 12 μs (Diagram May Look Disproportionate For Illustration Purposes)

APPLICATIONS INFORMATION FEEDBACK RESISTOR DIVIDER

The required resistor divider network can be determined for a given V_{OUT} value because the internal band gap reference (V_{REF}) is fixed at 0.6 V. Selecting values for R_{T} and R_{B} determine the minimum output load current of the converter. Therefore, for a given value of R_{B} , the R_{T} value can be determined through the following expression:

$$R_T = R_B \times \frac{(V_{OUT} - 0.6 \text{ V})}{0.6 \text{ V}}$$

INDUCTOR SELECTION

The inductor value is inversely proportional to the inductor ripple current. The peak-to-peak ripple current is given by

$$\Delta I_L = K_I \times I_{LOAD} \approx \frac{I_{LOAD}}{3}$$

where K_I is typically 0.33.

The equation for the inductor value is given by

$$L = \frac{(V_{IN} - V_{OUT})}{\Delta I_L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$

where:

 V_{IN} is the high voltage input.

 V_{OUT} is the desired output voltage.

 f_{SW} is the controller switching frequency (300 kHz, 600 kHz, and 1.0 MHz).

When selecting the inductor, choose an inductor saturation rating that is above the peak current level, and then calculate the inductor current ripple (see the Valley Current-Limit Setting section and Figure 81).




Figure 81. Peak Inductor Current vs. Valley Current Limit for 33%, 40%, and 50% of Inductor Ripple Current

Table 8. Recommended Inductors

L (μH)	DCR (mΩ)	I _{SAT} (A)	Dimensions (mm)	Manufacturer	Model Number
0.12	0.33	55	10.2 × 7	Würth Elek.	744303012
0.22	0.33	30	10.2×7	Würth Elek.	744303022
0.47	0.8	50	14.2×12.8	Würth Elek.	744355147
0.72	1.65	35	10.5×10.2	Würth Elek.	744325072
0.9	1.6	32	14 × 12.8	Würth Elek.	744318120
1.2	1.8	25	10.5×10.2	Würth Elek.	744325120
1.0	3.8	16	10.2×10.2	Würth Elek.	7443552100
1.4	3.2	24	14×12.8	Würth Elek.	744318180
2.0	2.6	23	10.2×10.2	Würth Elek.	7443551200
0.8		27.5		Sumida	CEP125U-0R8

OUTPUT RIPPLE VOLTAGE (ΔV_{RR})

The output ripple voltage is the ac component of the dc output voltage during steady state. For a ripple error of 1.0%, the output capacitor value needed to achieve this tolerance can be determined using the following equation. (Note that an accuracy of 1.0% is possible during steady state conditions only, not during load transients.)

$$\Delta V_{RR} = (0.01) \times V_{OUT}$$

OUTPUT CAPACITOR SELECTION

The primary objective of the output capacitor is to facilitate the reduction of the output voltage ripple; however, the output capacitor also assists in the output voltage recovery during load transient events. For a given load current step, the output voltage ripple generated during this step event is inversely proportional to the value chosen for the output capacitor. The speed at which the output voltage settles during this recovery period depends on where the crossover frequency (loop bandwidth) is set. This crossover frequency is determined by the output capacitor, the equivalent series resistance (ESR) of the capacitor, and the compensation network.

To calculate the small signal voltage ripple (output ripple voltage) at the steady state operating point, use the following equation:

$$C_{OUT} = \Delta I_L \times \left(\frac{1}{8 \times f_{SW} \times \left[\Delta V_{RIPPLE} - \left(\Delta I_L \times ESR \right) \right]} \right)$$

where *ESR* is the equivalent series resistance of the output capacitors.

To calculate the output load step, use the following equation:

$$C_{OUT} = 2 \times \frac{\Delta I_{LOAD}}{f_{SW} \times \left(\Delta V_{DROOP} - (\Delta I_{LOAD} \times ESR)\right)}$$

where ΔV_{DROOP} is the amount that V_{OUT} is allowed to deviate for a given positive load current step (ΔI_{LOAD}).

Ceramic capacitors are known to have low ESR. However, there is a trade-off in using the popular X5R capacitor technology because as much as 80% of its capacitance may be lost due to derating as the voltage applied across the capacitor is increased (see Figure 82). Although X7R series capacitors can also be used, the available selection is limited to 22 μF maximum.




Figure 82. Capacitance vs. DC Voltage Characteristics for Ceramic Capacitors

Electrolytic capacitors satisfy the bulk capacitance requirements for most high current applications. However, because the ESR of electrolytic capacitors is much higher than that of ceramic capacitors, mount several MLCCs in parallel with the electrolytic capacitors to reduce the overall series resistance.

COMPENSATION NETWORK

Due to its current-mode architecture, the ADP1878/ADP1879 require Type II compensation. To determine the component values needed for compensation (resistance and capacitance values), it is necessary to examine the overall loop gain (H) of the converter at the unity-gain frequency ($f_{sw}/10$) when H = 1 V/V:

$$H = 1 \text{ V/V} = G_M \times G_{CS} \times \frac{V_{REF}}{V_{OUT}} \times Z_{COMP} \times Z_{FILT}$$

Examining each variable at high frequency enables the unity-gain transfer function to be simplified to provide expressions for the R_{COMP} and C_{COMP} component values.

Output Filter Impedance (Z_{FILT})

Examining the transfer function of the filter at high frequencies simplifies to

$$Z_{FILTER} = R_L \times \frac{1 + s \times ESR \times C_{OUT}}{1 + s(R_L + ESR)C_{OUT}}$$

at the crossover frequency ($s = 2\pi f_{CROSS}$). ESR is the equivalent series resistance of the output capacitors.

Error Amplifier Output Impedance (Z_{COMP})

Assuming C_{C2} is significantly smaller than C_{COMP} , C_{C2} can be omitted from the output impedance equation of the error amplifier. The transfer function simplifies to

$$Z_{COMP} = \frac{R_{COMP}}{f_{CROSS}} \times \sqrt{f_{CROSS}^2 + f_{ZERO}^2}$$

and

$$f_{CROSS} = \frac{1}{12} \times f_{SW}$$

where f_{ZERO} , the zero frequency, is set to be 1/4th of the crossover frequency for the ADP1878.

Error Amplifier Gain (G_m)

The error amplifier gain (transconductance) is

$$G_{\rm m} = 500 \ \mu \text{A/V} \ (\mu \text{s})$$

Current-Sense Loop Gain (Gcs)

The current-sense loop gain is

$$G_{CS} = \frac{1}{A_{CS} \times R_{ON}} (A/V)$$

where:

 A_{CS} (V/V) is programmable for 3 V/V, 6 V/V, 12 V/V, and 24 V/V (see the Programming Resistor (RES) Detect Circuit and Valley Current-Limit Setting sections).

 R_{ON} is the channel impedance of the low-side MOSFET.

Crossover Frequency

The crossover frequency is the frequency at which the overall loop (system) gain is 0 dB (H = 1 V/V). It is recommended for current-mode converters, such as the ADP1878, that the user set the crossover frequency between $1/10^{th}$ and $1/15^{th}$ of the switching frequency.

$$f_{CROSS} = \frac{1}{12} f_{SW}$$

The relationship between C_{COMP} and f_{ZERO} (zero frequency) is as follows:

$$f_{ZERO} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}}$$

The zero frequency is set to 1/4th of the crossover frequency.

Combining all of the above parameters results in

$$\begin{split} R_{COMP} &= \\ \frac{f_{CROSS}}{\sqrt{f_{CROSS}^2 + f_{ZERO}^2}} \times \frac{\sqrt{1^2 + (s(R_L + ESR)C_{OUT})^2}}{\sqrt{1^2 + (s \times ESR \times C_{OUT})^2}} \times \frac{1}{R_L} \times \\ \frac{V_{OUT}}{V_{REF}} \times \frac{1}{G_M G_{CS}} \end{split}$$

where ESR is the equivalent series resistance of the output capacitors.

$$C_{COMP} = \frac{1}{2 \times \pi \times R_{COMP} \times f_{ZERO}}$$

EFFICIENCY CONSIDERATION

An important criteria to consider in constructing a dc-to-dc converter is efficiency. By definition, efficiency is the ratio of the output power to the input power. For high power applications at load currents of up to 20 A, the following are important MOSFET parameters that aid in the selection process:

- V_{GS (TH)} is the MOSFET voltage applied between the gate and the source that starts channel conduction.
- R_{DS (ON)} is the on resistance of the MOSFET during channel conduction.
- Q_G is the total gate charge.
- C_{N1} is the input capacitance of the high-side switch.
- C_{N2} is the input capacitance of the low-side switch.

The following are the losses experienced through the external component during normal switching operation:

- Channel conduction loss (both of the MOSFETs).
- MOSFET driver loss.
- MOSFET switching loss.
- Body diode conduction loss (low-side MOSFET).
- Inductor loss (copper and core loss).

Channel Conduction Loss

During normal operation, the bulk of the loss in efficiency is due to the power dissipated through MOSFET channel conduction. Power loss through the high-side MOSFET is directly proportional to the duty cycle (D) for each switching period, and the power loss through the low-side MOSFET is directly proportional to 1 – D for each switching period. The selection of MOSFETs is governed by the maximum dc load current that the converter is expected to deliver. In particular, the selection of the low-side MOSFET is dictated by the maximum load current because a typical high current application employs duty cycles of less than 50%. Therefore, the low-side MOSFET is in the on state for most of the switching period.

$$P_{N1,N2(CL)} = [D \times R_{N1(ON)} + (1 - D) \times R_{N2(ON)}] \times I_{LOAD}^2$$

MOSFET Driver Loss

Other dissipative elements are the MOSFET drivers. The contributing factors are the dc current flowing through the driver during operation and the Q_{GATE} parameter of the external MOSFETs.

$$P_{DR(LOSS)} = [V_{DR} \times (f_{SW}C_{upperFET}V_{DR} + I_{BIAS})] + [V_{REG} \times (f_{SW}C_{lowerFET}V_{REG} + I_{BIAS})]$$

where

 $C_{upperFET}$ is the input gate capacitance of the high-side MOSFET. $C_{lowerFET}$ is the input gate capacitance of the low-side MOSFET. I_{BLAS} is the dc current flowing into the high- and low-side drivers. V_{DR} is the driver bias voltage (that is, the low input voltage (V_{REG}) minus the rectifier drop (see Figure 83)).

 V_{REG} is the bias voltage.




Figure 83. Internal Rectifier Voltage Drop vs. Switching Frequency

MOSFET Switching Loss

The SW node transitions due to the switching activities of the high- and low-side MOSFETs. This causes removal and replenishing of charge to and from the gate oxide layer of the MOSFET, as well as to and from the parasitic capacitance associated with the gate oxide edge overlap and the drain and source terminals. The current that enters and exits these charge paths presents additional loss during these transition times. This can be approximately quantified by using the following equation, which represents the time in which charge enters and exits these capacitive regions:

$$t_{SW-TRANS} = R_{GATE} \times C_{TOTAL}$$

where:

 C_{TOTAL} is the $C_{GD} + C_{GS}$ of the external MOSFET. R_{GATE} is the gate input resistance of the external MOSFET.

The ratio of this time constant to the period of one switching cycle is the multiplying factor to be used in the following expression:

$$P_{SW(LOSS)} = \frac{t_{SW\text{-TRANS}}}{t_{SW}} \times I_{LOAD} \times V_{IN} \times 2$$

or

$$P_{SW(LOSS)} = f_{SW} \times R_{GATE} \times C_{TOTAL} \times I_{LOAD} \times V_{IN} \times 2$$

Body Diode Conduction Loss

The ADP1878/ADP1879 employ anti cross conduction circuitry that prevents the high- and low-side MOSFETs from conducting current simultaneously. This overlap control is beneficial, avoiding large current flow that may lead to irreparable damage to the external components of the power stage. However, this blanking period comes with the trade-off of a diode conduction loss occurring immediately after the MOSFETs change states and continuing well into idle mode.

The amount of loss through the body diode of the low-side MOSFET during the anti overlap state is given by the following expression:

$$P_{BODY(LOSS)} = \frac{t_{BODY(LOSS)}}{t_{SW}} \times I_{LOAD} \times V_F \times 2$$

where.

 $t_{BODY(LOSS)}$ is the body conduction time (refer to Figure 84 for dead time periods).

 t_{SW} is the period per switching cycle.

 V_F is the forward drop of the body diode during conduction. (Refer to the selected external MOSFET data sheet for more information about the V_F parameter.)




Figure 84. Body Diode Conduction Time vs. Low Voltage Input (V_{REG})

Inductor Loss

During normal conduction mode, further power loss is caused by the conduction of current through the inductor windings, which have dc resistance (DCR). Typically, larger sized inductors have smaller DCR values.

The inductor core loss is a result of the eddy currents generated within the core material. These eddy currents are induced by the changing flux, which is produced by the current flowing through the windings. The amount of inductor core loss depends on the core material, the flux swing, the frequency, and the core volume. Ferrite inductors have the lowest core losses, whereas powdered iron inductors have higher core losses. It is recommended to use shielded ferrite core material type inductors with the ADP1878/ADP1879 for a high current, dc-to-dc switching application to achieve minimal loss and negligible electromagnetic interference (EMI).

$$P_{DCR(LOSS)} = DCR \times I_{LOAD}^2 + Core Loss$$

INPUT CAPACITOR SELECTION

The goal in selecting an input capacitor is to reduce or minimize input voltage ripple and to reduce the high frequency source impedance, which is essential for achieving predictable loop stability and transient performance.

The problem with using bulk capacitors, other than their physical geometries, is their large equivalent series resistance (ESR) and large equivalent series inductance (ESL). Aluminum electrolytic

capacitors have such high ESR that they cause undesired input voltage ripple magnitudes and are generally not effective at high switching frequencies.

If bulk electrolytic capacitors are used, it is recommended to use multilayered ceramic capacitors (MLCC) in parallel due to their low ESR values. This dramatically reduces the input voltage ripple amplitude as long as the MLCCs are mounted directly across the drain of the high-side MOSFET and the source terminal of the low-side MOSFET (see the Layout Considerations section). Improper placement and mounting of these MLCCs may cancel their effectiveness due to stray inductance and an increase in trace impedance.

$$I_{CIN,RMS} = I_{LOAD,MAX} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{OUT}}$$

The maximum input voltage ripple and maximum input capacitor rms current occur at the end of the duration of 1-D while the high-side MOSFET is in the off state. The input capacitor rms current reaches its maximum at time D. When calculating the maximum input voltage ripple, account for the ESR of the input capacitor as follows:

$$V_{MAX,RIPPLE} = V_{RIPP} + (I_{LOAD,MAX} \times ESR)$$

where:

 $V_{\it RIPP}$ is usually 1% of the minimum voltage input.

 $I_{LOAD,MAX}$ is the maximum load current.

ESR is the equivalent series resistance rating of the input capacitor.

Inserting $V_{\text{MAX,RIPPLE}}$ into the charge balance equation to calculate the minimum input capacitor requirement gives

$$C_{IN,MIN} = \frac{I_{LOAD,MAX}}{V_{MAX,RIPPLE}} \times \frac{D(1-D)}{f_{SW}}$$

or

$$C_{IN,MIN} = \frac{I_{LOAD,MAX}}{4f_{SW}V_{MAX,RIPPLE}}$$

where D = 50%.

THERMAL CONSIDERATIONS

The ADP1878/ADP1879 are used for dc-to-dc, step down, high current applications that have an on-board controller, an on-board LDO, and on-board MOSFET drivers. Because applications may require up to 20 A of load current and be subjected to high ambient temperature, the selection of external high- and low-side MOSFETs must be associated with careful thermal consideration to not exceed the maximum allowable junction temperature of 125°C. To avoid permanent or irreparable damage, if the junction temperature reaches or exceeds 155°C, the part enters thermal shutdown, turning off both external MOSFETs, and is not reenabled until the junction temperature cools to 140°C (see the On-Board Low Dropout (LDO) Regulator section).

In addition, it is important to consider the thermal impedance of the package. Because the ADP1878/ADP1879 employ an on-board LDO, the ac current (fxCxV) consumed by the internal drivers to drive the external MOSFETs, adds another element of

power dissipation across the internal LDO. Equation 3 shows the power dissipation calculations for the integrated drivers and for the internal LDO. Table 9 lists the thermal impedance for the ADP1878/ADP1879, which are available in a 14-lead LFCSP_WD.

Table 9. Thermal Impedance for 14-Lead LFCSP_WD

Package	Thermal Impedance
14-Lead LFCSP_WD θ _{JA}	
4-Layer Board	30°C/W

Figure 85 specifies the maximum allowable ambient temperature that can surround the ADP1878/ADP1879 IC for a specified high input voltage ($V_{\rm IN}$). Figure 85 illustrates the temperature derating conditions for each available switching frequency for low, typical, and high output setpoints for the 14-lead LFCSP_WD package. All temperature derating criteria are based on a maximum IC junction temperature of 125°C.




Figure 85. Ambient Temperature vs. V_{IN} , 4-Layer Evaluation Board, $C_{IN} = 4.3$ nF (High-/Low-Side MOSFET)

The maximum junction temperature allowed for the ADP1878/ADP1879 IC is 125°C. This means that the sum of the ambient temperature (T_A) and the rise in package temperature (T_R), which is caused by the thermal impedance of the package and the internal power dissipation, should not exceed 125°C, as dictated by the following expression:

$$T_J = T_R \times T_A \tag{1}$$

where:

 T_I is the maximum junction temperature.

 T_R is the rise in package temperature due to the power dissipated from within.

 T_A is the ambient temperature.

The rise in package temperature is directly proportional to its thermal impedance characteristics. The following equation represents this proportionality relationship:

$$T_R = \theta_{JA} \times P_{DR(LOSS)} \tag{2}$$

where:

 θ_{JA} is the thermal resistance of the package from the junction to the outside surface of the die, where it meets the surrounding air. $P_{DR(LOSS)}$ is the overall power dissipated by the IC.

The bulk of the power dissipated is due to the gate capacitance of the external MOSFETs and current running through the on-board LDO. The power loss equations for the MOSFET drivers and internal low dropout regulator (see the MOSFET Driver Loss section and the Efficiency Consideration section) are:

$$P_{DR(LOSS)} = [V_{DR} \times (f_{SW}C_{upperFET}V_{DR} + I_{BIAS})] + [V_{REG} \times (f_{SW}C_{lowerFET}V_{REG} + I_{BIAS})]$$
(3)

where:

 $C_{upperFET}$ is the input gate capacitance of the high-side MOSFET. $C_{lowerFET}$ is the input gate capacitance of the low-side MOSFET. I_{BLAS} is the dc current (2 mA) flowing into the high- and low-side drivers.

 V_{DR} is the driver bias voltage (the low input voltage (V_{REG}) minus the rectifier drop (see Figure 83)).

 V_{REG} is the LDO output/bias voltage.

$$P_{DISS(LDO)} = P_{DR(LOSS)} + (V_{IN} - V_{REG}) \times (f_{SW} \times C_{TOTAL} \times V_{REG} + I_{BIAS}$$
(4)

where $P_{DISS(LDO)}$ is the power dissipated through the pass device in the LDO block across V_{IN} and V_{REG} .

 $P_{DR(LOSS)}$ is the MOSFET driver loss.

 V_{IN} is the high voltage input.

 V_{REG} is the LDO output voltage and bias voltage.

 C_{TOTAL} is the $C_{GD} + C_{GS}$ of the external MOSFET.

 I_{BIAS} is the dc input bias current.

For example, if the external MOSFET characteristics are θ_{JA} (14-lead LFCSP_WD) = 30°C/W, f_{SW} = 300 kHz, I_{BIAS} = 2 mA, $C_{upperFET}$ = 3.3 nF, $C_{lowerFET}$ = 3.3 nF, V_{DR} = 4.62 V, and V_{REG} = 5.0 V, then the power loss is

$$P_{DR(LOSS)} = [V_{DR} \times (f_{SWCupperFET}V_{DR} + I_{BIAS})] + [V_{REG} \times (f_{SWClowerFET}V_{REG} + I_{BIAS})] + [V_{REG} \times (f_{SWClowerFET}V_{REG} + I_{BIAS})] + [V_{REG} \times (f_{SWClowerFET}V_{REG} + I_{BIAS})] + (5.0 \times (300 \times 10^3 \times 3.3 \times 10^{-9} \times 5.0 + 0.002)) + (5.0 \times (300 \times 10^3 \times 3.3 \times 10^{-9} \times 5.0 + 0.002)) + (5.0 \times (f_{SW} \times C_{TOTAL} \times V_{REG} + I_{BIAS})) + (13 \times 10^{-9} \times 5 \times 10^{-9} \times 10^{-9}$$

The rise in package temperature (for a 14-lead LFCSP_WD) is

$$T_R = \theta_{JA} \times P_{DR(LOSS)}$$

= 30°C × 132.05 mW
= 4.0°C

Assuming a maximum ambient temperature environment of 85°C,

$$T_I = T_R \times T_A = 4.0$$
°C + 85°C = 89.0°C,

which is below the maximum junction temperature of 125°C.

DESIGN EXAMPLE

The ADP1878/ADP1879 are easy to use, requiring only a few design criteria. For example, the example outlined in this section uses only four design criteria: $V_{\rm OUT}=1.8~\rm V, I_{\rm LOAD}=15~\rm A$ (pulsing), $V_{\rm IN}=12~\rm V$ (typical), and $f_{\rm SW}=300~\rm kHz$.

Input Capacitor

The maximum input voltage ripple is usually 1% of the minimum input voltage (11.8 V \times 0.01 = 120 mV).

$$V_{RIPP} = 120 \text{ mV}$$

$$V_{MAX,RIPPLE} = V_{RIPP} - (I_{LOAD,MAX} \times ESR)$$

= 120 mV - (15 A × 0.001) = 45 mV

$$C_{IN,MIN} = \frac{I_{LOAD,MAX}}{4f_{SW}V_{MAX,RIPPLE}} = \frac{15 \text{ A}}{4 \times 300 \times 10^3 \times 105 \text{ mV}}$$

$$= 120 \mu F$$

Choose five 22 μF ceramic capacitors. The overall ESR of five 22 μF ceramic capacitors is less than 1 m Ω .

$$I_{RMS} = I_{LOAD}/2 = 7.5 \text{ A}$$

 $P_{CIN} = (I_{RMS})^2 \times ESR = (7.5 \text{ A})^2 \times 1 \text{ m}\Omega = 56.25 \text{ mW}$

Inductor

Determining inductor ripple current amplitude:

$$\Delta I_L \approx \frac{I_{LOAD}}{3} = 5 \text{ A}$$

Then, calculating for the inductor value

$$L = \frac{\left(V_{IN,MAX} - V_{OUT}\right)}{\Delta I_L} \times \frac{V_{OUT}}{V_{IN,MAX}}$$
$$= \frac{13.2 \text{ V} - 1.8 \text{ V}}{5 \text{ V} \times 300 \times 10^3} \times \frac{1.8 \text{ V}}{13.2 \text{ V}}$$
$$= 1.03 \text{ } \mu\text{H}$$

The inductor peak current is approximately

$$15 A + (5 A \times 0.5) = 17.5 A$$

Therefore, an appropriate inductor selection is 1.0 μ H with DCR = 3.3 m Ω (Würth Elektronik 7443552100) with a peak current handling of 20 A.

$$P_{DCR(LOSS)} = DCR \times I_L^2$$

= 0.003 × (15 A)² = 675 mW

Current-Limit Programming

The valley current is approximately

$$15 A - (5 A \times 0.5) = 12.5 A$$

Assuming a low-side MOSFET R_{ON} of 4.5 m Ω and 13 A, as the valley current limit from Table 7 and Figure 71 indicate, a programming resistor (RES) of 100 k Ω corresponds to an A_{CS} of 24 V/V.

Choose a programmable resistor of R_{RES} = 100 k Ω for a current sense gain of 24 V/V.

Output Capacitor

Assume that a load step of 15 A occurs at the output and no more than 5% output deviation is allowed from the steady state operating point. In this case, the advantage of the ADP1878 is that because the frequency is pseudo fixed, the converter is able to respond quickly because of the immediate, though temporary, increase in switching frequency.

$$\Delta V_{DROOP} = 0.05 \times 1.8 \text{ V} = 90 \text{ mV}$$

Assuming the overall ESR of the output capacitor ranges from 5 m Ω to 10 m Ω ,

$$C_{OUT} = 2 \times \frac{\Delta I_{LOAD}}{f_{SW} \times (\Delta V_{DROOP})}$$
$$= 2 \times \frac{15 \text{ A}}{300 \times 10^3 \times (90 \text{ mV})}$$
$$= 1.11 \text{ mF}$$

Therefore, an appropriate inductor selection is five 270 μF polymer capacitors with a combined ESR of 3.5 m Ω .

Assuming an overshoot of 45 mV, determine if the output capacitor that was calculated previously is adequate

$$C_{OUT} = \frac{(L \times I_{LOAD}^2)}{((V_{OUT} - \Delta V_{OVSHT})^2 - (V_{OUT})^2)}$$
$$= \frac{1 \times 10^{-6} \times (15 \text{ A})^2}{(1.8 - 45 \text{ mV})^2 - (1.8)^2}$$
$$= 1.4 \text{ mF}$$

Choose five 270 µF polymer capacitors.

The rms current through the output capacitor is

$$I_{RMS} = \frac{1}{2} \times \frac{1}{\sqrt{3}} \frac{\left(V_{IN,MAX} - V_{OUT}\right)}{L \times f_{SW}} \times \frac{V_{OUT}}{V_{IN,MAX}}$$
$$= \frac{1}{2} \times \frac{1}{\sqrt{3}} \frac{(13.2 \text{ V} - 1.8 \text{ V})}{1 \text{ } \mu\text{F} \times 300 \times 10^{3}} \times \frac{1.8 \text{ V}}{13.2 \text{ V}} = 1.49 \text{ A}$$

The power loss dissipated through the ESR of the output capacitor is

$$P_{COUT} = (I_{RMS})^2 \times ESR = (1.5 \text{ A})^2 \times 1.4 \text{ m}\Omega = 3.15 \text{ mW}$$

Feedback Resistor Network Setup

Choosing $R_R = 1 \text{ k}\Omega$ as an example. Calculate R_T as follows:

$$R_T = 1 \text{ k}\Omega \times \frac{(1.8 \text{ V} - 0.6 \text{ V})}{0.6 \text{ V}} = 2 \text{ k}\Omega$$

Compensation Network

To calculate R_{COMP} , C_{COMP} , and C_{PAR} , the transconductance parameter and the current sense gain variable are required. The transconductance parameter (G_m) is 500 $\mu A/V$, and the current sense loop gain is

$$G_{CS} = \frac{1}{A_{CS}R_{ON}} = \frac{1}{24 \times 0.005} = 8.33 \text{ A/V}$$

where A_{CS} and R_{ON} are taken from setting up the current limit (see the Programming Resistor (RES) Detect Circuit section and the Valley Current-Limit Setting section).

The crossover frequency is $1/12^{th}$ of the switching frequency:

$$300 \text{ kHz}/12 = 25 \text{ kHz}$$

The zero frequency is $1/4^{th}$ of the crossover frequency:

25 kHz/4 = 6.25 kHz

= 423 pF

$$\begin{split} R_{COMP} &= \frac{f_{CROSS}}{\sqrt{f_{CROSS}^2 + f_{ZERO}^2}} \times \frac{\sqrt{1^2 + (s(R_L + ESR)C_{OUT})^2}}{\sqrt{1^2 + (s \times ESR \times C_{OUT})^2}} \times \\ \frac{1}{R_L} \times \frac{V_{OUT}}{V_{REF}} \times \frac{1}{G_M G_{CS}} \\ R_{COMP} &= \frac{25 \text{ k}\Omega}{\sqrt{25 \text{ k}\Omega^2 + 6.25 \text{ k}\Omega^2}} \times \\ \frac{\sqrt{1^2 + (2\pi \times 25 \text{ k}\Omega \times ((1.8/15) + 0.0035) \times 0.0011)^2}}{\sqrt{1^2 + (2\pi \times 25 \text{ k}\Omega \times 0.0035 \times 0.0011)^2}} \times \\ \frac{1.8}{0.6} \times \frac{1}{500 \times 10^{-6} \times 8.3} \times \frac{15}{1.8} \\ &= 60.25 \text{ k}\Omega \\ C_{COMP} &= \frac{1}{2\pi R_{COMP} f_{ZERO}} \\ &= \frac{1}{2 \times 3.14 \times 60.25 \times 10^3} \end{split}$$

Loss Calculations

Duty cycle =
$$1.8/12 \text{ V} = 0.15$$

$$R_{ON(N2)} = 5.4 \text{ m}\Omega$$

 $t_{BODY(LOSS)} = 20 \text{ ns (body conduction time)}$

 $V_F = 0.84 \text{ V (MOSFET forward voltage)}$

 $C_{IN} = 3.3 \text{ nF (MOSFET gate input capacitance)}$

 $Q_{N1,N2} = 17 \text{ nC (total MOSFET gate charge)}$

 $R_{GATE} = 1.5 \Omega$ (MOSFET gate input resistance)

$$P_{NI,N2(CL)} = [D \times R_{NI(ON)} + (1 - D) \times R_{N2(ON)}] \times I_{LOAD}^{2}$$

= (0.15 \times 0.0054 + 0.85 \times 0.0054) \times (15 A)²
= 1.215 W

$$P_{BODY(LOSS)} = \frac{t_{BODY(LOSS)}}{t_{SW}} \times I_{LOAD} \times V_F \times 2$$

=
$$20 \text{ ns} \times 300 \times 10^3 \times 15 \text{ A} \times 0.84 \times 2$$

$$= 151.2 \text{ mW}$$

$$P_{SW(LOSS)} = f_{SW} \times R_{GATE} \times C_{TOTAL} \times I_{LOAD} \times V_{IN} \times 2$$

=
$$300 \times 10^{3} \times 1.5 \ \Omega \times 3.3 \times 10^{-9} \times 15 \ A \times 12 \times 2$$

= 534.6 mW

$$P_{DR(LOSS)} = [V_{DR} \times (f_{SW}C_{upperFET}V_{DR} + I_{BIAS})] + [V_{REG} \times (f_{SW}C_{lowerFET}V_{REG} + I_{BIAS})]$$

$$=(4.62 \times (300 \times 10^{3} \times 3.3 \times 10^{-9} \times 4.62 + 0.002)) +$$

$$(5.0 \times (300 \times 10^3 \times 3.3 \times 10^{-9} \times 5.0 + 0.002))$$

$$= 57.12 \text{ mW}$$

$$P_{DISS(LDO)} = (V_{IN} - V_{REG}) \times (f_{SW} \times C_{TOTAL} \times V_{REG} + I_{BIAS})$$

= (13 V - 5 V) × (300 × 10³ × 3.3 × 10⁻⁹ × 5 + 0.002)
= 55.6 mW

$$P_{COUT} = (I_{RMS})^2 \times ESR = (1.5 \text{ A})^2 \times 1.4 \text{ m}\Omega = 3.15 \text{ mW}$$

$$P_{DCR(LOSS)} = DCR \times I_{LOAD}^2 = 0.003 \times (15 \text{ A})^2 = 675 \text{ mW}$$

$$P_{CIN} = (I_{RMS})^2 \times ESR = (7.5 \text{ A})^2 \times 1 \text{ m}\Omega = 56.25 \text{ mW}$$

$$\begin{split} P_{LOSS} &= P_{NI,N2} + P_{BODY(LOSS)} + P_{SW} + P_{DCR} + P_{DR} + P_{DISS(LDO)} + P_{COUT} \\ &+ P_{CIN} = 1.215 \text{ W} + 151.2 \text{ mW} + 534.6 \text{ mW} + 57.12 \text{ mW} + 55.6 + 3.15 \text{ mW} + 675 \text{ mW} + 56.25 \text{ mW} = 2.655 \text{ W} \end{split}$$

EXTERNAL COMPONENT RECOMMENDATIONS

The configurations listed in Table 10 are with $f_{CROSS} = 1/12 \times f_{SW}$, $f_{ZERO} = \frac{1}{4} \times f_{CROSS}$, $R_{RES} = 100 \text{ k}\Omega$, $R_{BOT} = 1 \text{k}\Omega$, $R_{ON} = 5.4 \text{ m}\Omega$ (BSC042N03MS G), VREG = 5 V (float), and a maximum load current of 14 A. The ADP1879 models listed in Table 10 are the PSM versions of the device.

Table 10. External Component Values

Model	V _{оит} (V)	V _{IN} (V)	C _{IN} (μ F)	C _{ουτ} (μ F)	L¹ (μΗ)	R _C (kΩ)	C _{COMP} (pF)	C _{PAR} (pF)	R _{TOP} (kΩ)
ADP1878ACPZ-0.3-R7/	0.8	13	5 × 22 ²	5 × 560 ³	0.72	56.9	620	62	0.3
ADP1879ACPZ-0.3-R7	1.2	13	5×22^2	4×560^{3}	1.0	56.9	620	62	1.0
	1.8	13	4×22^2	4×270^{4}	1.2	56.9	470	47	2.0
	2.5	13	4×22^2	3×270^{4}	1.53	57.6	470	47	3.2
	3.3	13	5×22^2	2×330^{5}	2.0	56.9	470	47	4.5
	5	13	4×22^2	330 ⁵	3.27	40.7	680	68	7.3
	7	13	4×22^2	$22^2 + (4 \times 47^6)$	3.44	40.7	680	68	10.7
	1.2	16.5	4×22^2	4×560^{3}	1.0	56.9	620	62	1.0
	1.8	16.5	3×22^2	4×270^{4}	1.0	56.9	470	47	2.0
	2.5	16.5	3×22^2	4×270^{4}	1.67	57.6	470	47	3.2
	3.3	16.5	3×22^2	2 × 330 ⁵	2.00	56.9	510	51	4.5
	5	16.5	3×22^2	2×150^{7}	3.84	41.2	680	68	7.3
	7	16.5	3×22^2	$22^2 + 4 \times 47^6$	4.44	40.7	680	68	10.7
ADP1878ACPZ-0.6-R7/	0.8	5.5	5 × 22 ²	4 × 560 ³	0.22	56.2	300	300	0.3
ADP1879ACPZ-0.6-R7	1.2	5.5	5×22^2	4×270^{4}	0.47	56.9	270	27	1.0
	1.8	5.5	5×22^2	3 × 270 ⁴	0.47	56.9	220	22	2.0
	2.5	5.5	5×22^2	3×180^{8}	0.47	56.9	220	22	3.2
	1.2	13	3×22^2	5 × 270 ⁴	0.47	56.9	360	36	1.0
	1.8	13	5 × 10 ⁹	3 × 330 ⁵	0.47	56.2	270	27	2.0
	2.5	13	5 × 10 ⁹	3 × 270 ⁴	0.90	57.6	240	24	3.2
	3.3	13	5 × 10 ⁹	2 × 270 ⁴	1.00	57.6	240	24	4.5
	5	13	5 × 10 ⁹	150 ⁷	1.76	40.7	360	36	7.3
	1.2	16.5	3×10^{9}	4×270^{4}	0.47	56.9	300	30	1.0
	1.8	16.5	4 × 10 ⁹	2 × 330 ⁵	0.72	53.6	270	27	2.0
	2.5	16.5	4 × 10 ⁹	3 × 270 ⁴	0.90	57.6	270	27	3.2
	3.3	16.5	4 × 10 ⁹	330 ⁵	1.0	53.0	270	27	4.5
	5	16.5	4×10^{9}	4×47^{6}	2.0	41.2	360	36	7.3
	7	16.5	4×10^{9}	3×47^{6}	2.0	40.7	300	30	10.7
ADP1878ACPZ-1.0-R7/	0.8	5.5	5 × 22 ²	4 × 270 ⁴	0.22	54.9	200	20	0.3
ADP1879ACPZ-1.0-R7	1.2	5.5	5×22^2	2 × 330 ⁵	0.22	49.3	220	22	1.0
	1.8	5.5	3×22^2	3×180^{8}	0.22	56.9	130	13	2.0
	2.5	5.5	3×22^2	270 ⁴	0.22	54.9	130	13	3.2
	1.2	13	3×10^{9}	3 × 330 ⁵	0.22	53.6	200	20	1.0
	1.8	13	4×10^{9}	3×270^{4}	0.47	56.9	180	18	2.0
	2.5	13	4 × 10 ⁹	270 ⁴	0.47	54.9	180	18	3.2
	3.3	13	5 × 10 ⁹	270 ⁴	0.72	56.2	180	18	4.5
	5	13	4×10^{9}	3×47^{6}	1.0	40.7	220	22	7.3
	1.2	16.5	3×10^{9}	4×270^{4}	0.47	56.9	270	27	1.0
	1.8	16.5	3×10^{9}	3 × 270 ⁴	0.47	56.9	220	22	2.0
	2.5	16.5	4×10^{9}	3×180^{8}	0.72	56.9	200	20	3.2
	3.3	16.5	4 × 10 ⁹	270 ⁴	0.72	56.2	180	18	4.5
	5	16.5	3×10^{9}	3×47^{6}	1.2	40.7	220	22	7.3
	7	16.5	3×10^9	$22^2 + 47^6$	1.2	40.7	180	18	10.7

¹ See the Inductor Selection section and Table 11.

 $^{^2}$ 22 µF Murata 25 V, X7R, 1210 GRM32ER71E226KE15L (3.2 mm \times 2.5 mm \times 2.5 mm).

³ 560 μ F Panasonic (SP-series) 2 V, 7 m Ω , 3.7 A EEFUE0D561LR (4.3 mm \times 7.3 mm \times 4.2 mm).

⁴ 270 μF Panasonic (SP-series) 4 V, 7 mΩ, 3.7 A EEFUE0G331EI (4.3 mm \times 7.3 mm \times 4.2 mm). ⁵ 330 μF Panasonic (SP-series) 4 V, 12 mΩ, 3.3 A EEFUE0G331R (4.3 mm \times 7.3 mm \times 4.2 mm).

⁶ 47 μF Murata 16 V, X5R, 1210 GRM32ER61C476KE15L (3.2 mm × 2.5 mm).

 $^{^{7}}$ 150 μF Panasonic (SP-series) 6.3 V, 10 mΩ, 3.5 A EEFUE0J151XR (4.3 mm \times 7.3 mm \times 4.2 mm).

 $^{^{8}}$ 180 μ F Panasonic (SP-series) 4 V, 10 m Ω , 3.5 A EEFUE0G181XR (4.3 mm \times 7.3 mm \times 4.2 mm).

 $^{^{9}}$ 10 μF TDK 25 V, X7R, 1210 C3225X7R1E106M.

Table 11. Recommended Inductors

L (μH)	DCR (mΩ)	I _{SAT} (A)	Dimension (mm)	Manufacturer	Model Number
0.12	0.33	55	10.2 × 7	Würth Elektronik	744303012
0.22	0.33	30	10.2 × 7	Würth Elektronik	744303022
0.47	0.8	50	14.2 × 12.8	Würth Elektronik	744355147
0.72	1.65	35	10.5 × 10.2	Würth Elektronik	744325072
0.9	1.6	32	14 × 12.8	Würth Elektronik	744318120
1.2	1.8	25	10.5 × 10.2	Würth Elektronik	744325120
1.0	3.8	16	10.2 × 10.2	Würth Elektronik	7443552100
1.4	3.2	24	14 × 12.8	Würth Elektronik	744318180
2.0	2.6	23	10.2 × 10.2	Würth Elektronik	7443551200
0.8		27.5		Sumida	CEP125U-0R8

Table 12. Recommended MOSFETs

V _{GS} = 4.5 V	R _{oN} (mΩ)	I _D (A)	V _{DS} (V)	C _{IN} (nF)	Q _{TOTAL} (nC)	Package	Manufacturer	Model Number
High-Side MOSFET	5.4	47	30	3.2	20	PG-TDSON8	Infineon	BSC042N03MS G
(Q1/Q2)	10.2	53	30	1.6	10	PG-TDSON8	Infineon	BSC080N03MS G
	6.0	19	30		35	SO-8	Vishay	Si4842DY
	9	14	30	2.4	25	SO-8	International Rectifier	IRF7811
Low-Side MOSFET	5.4	47	30	3.2	20	PG-TDSON8	Infineon	BSC042N03MS G
(Q3/Q4)	10.2	82	30	1.6	10	PG-TDSON8	Infineon	BSC080N03MS G
	6.0	19	30		35	SO-8	Vishay	Si4842DY

LAYOUT CONSIDERATIONS

The performance of a dc-to-dc converter depends highly on how the voltage and current paths are configured on the printed circuit board (PCB). Optimizing the placement of sensitive analog and power components are essential to minimize output ripple, maintain tight regulation specifications, and reduce PWM jitter and electromagnetic interference.

Figure 86 shows the schematic of a typical ADP1878/ADP1879 used for a high current application. Blue traces denote high current pathways. VIN, PGND, and $V_{\rm OUT}$ traces should be wide and possibly replicated, descending down into the multiple layers. Vias should populate, mainly around the positive and negative terminals of the input and output capacitors, alongside the source of Q1/Q2, the drain of Q3/Q4, and the inductor.




Figure 86. ADP 1878 High Current Evaluation Board Schematic (Blue Traces Indicate High Current Paths)




Figure 87. Overall Layout of the ADP1878/ADP1879 High Current Evaluation Board




Figure 88. Layer 2 of Evaluation Board




Figure 89. Layer 3 of Evaluation Board




Figure 90. Layer 4 (Bottom Layer) of Evaluation Board

IC SECTION (LEFT SIDE OF EVALUATION BOARD)

A dedicated plane for the analog ground plane (GND) should be separate from the main power ground plane (PGND). With the shortest path possible, connect the analog ground plane to the GND pin (Pin 5). Place this plane on the top layer only of the evaluation board. To avoid crosstalk interference, do not allow any other voltage or current pathway directly below this plane on Layer 2, Layer 3, or Layer 4. Connect the negative terminals of all sensitive analog components to the analog ground plane. Examples of such sensitive analog components include the bottom resistor of the resistor divider, the high frequency bypass capacitor for biasing (0.1 μF), and the compensation network.

Mount a 1 μ F bypass capacitor directly across the VREG pin (Pin 7) and the PGND pin (Pin 11). In addition, tie a 0.1 μ F across the VREG pin (Pin 7) and the GND pin (Pin 5).

POWER SECTION

As shown in Figure 87, an appropriate configuration to localize large current transfer from the high voltage input (V_{IN}) to the output (V_{OUT}) and then back to the power ground is to put the V_{IN} plane on the left, the output plane on the right, and the main power ground plane in between the two. Current transfers from the input capacitors to the output capacitors, through Q1/Q2, during the on state (see Figure 91). The direction of this current

(yellow arrow) is maintained as Q1/Q2 turns off and Q3/Q4 turns on. When Q3/Q4 turns on, the current direction continues to be maintained (red arrow) as it circles from the power ground terminal of the bulk capacitor to the output capacitors, through the Q3/Q4. Arranging the power planes in this manner minimizes the area in which changes in flux occur if the current through Q1/Q2 stops abruptly. Sudden changes in flux, usually at the source terminals of Q1/Q2 and the drain terminal of Q3/Q4, cause large dV/dt at the SW node.

The SW node is near the top of the evaluation board. The SW node should use the least amount of area possible and be away from any sensitive analog circuitry and components. This is because the SW node is where most sudden changes in flux density occur. When possible, replicate this pad onto Layer 2 and Layer 3 for thermal relief and eliminate any other voltage and current pathways directly beneath the SW node plane. Populate the SW node plane with vias, mainly around the exposed pad of the inductor terminal and around the perimeter of the source of Q1/Q2 and the drain of Q3/Q4.

The output voltage power plane ($V_{\rm OUT}$) is at the rightmost end of the evaluation board. This plane should be replicated, descending down to multiple layers with vias surrounding the inductor terminal and the positive terminals of the output bulk capacitors. Ensure that the negative terminals of the output capacitors are placed close to the main power ground (PGND), as previously mentioned. All of these points form a tight circle (component geometry permitting) that minimizes the area of flux change as the event switches between D and 1-D.




Figure 91. Primary Current Pathways During the On State of the High-Side MOSFET (Left Arrow) and the On State of the Low-Side MOSFET (Right Arrow)

DIFFERENTIAL SENSING

Because the ADP1878/ADP1879 operate in valley current-mode control, a differential voltage reading is taken across the drain and source of the low-side MOSFET. Connect the drain of the low-side MOSFET s as close as possible to the SW pin (Pin 13) of the IC. Likewise, connect the source as close as possible to the PGND pin (Pin 11) of the IC. When possible, keep both of these track lines narrow and away from any other active device or voltage/current path.




Figure 92. Drain/Source Tracking Tapping of the Low-Side MOSFET for CS Amp Differential Sensing (Yellow Sense Line on Layer 2)

In addition, employ differential sensing between the outermost output capacitor and the feedback resistor divider (see Figure 89 and Figure 90). Connect the positive terminal of the output capacitor to the top resistor (R_T). Connect the negative terminal of the output capacitor to the negative terminal of the bottom resistor, which connects to the analog ground plane as well. Keep both of these track lines, as previously mentioned, narrow and away from any other active device or voltage/ current path.

TYPICAL APPLICATION CIRCUITS

12 A, 300 kHz HIGH CURRENT APPLICATION CIRCUIT




Figure 93. Application Circuit for 12 V Input, 1.8 V Output, 12 A, 300 kHz (Q2/Q4 No Connect)

5.5 V INPUT, 600 kHz CURRENT APPLICATION CIRCUIT




Figure 94. Application Circuit for 5.5 V Input, 2.5 V Output, 12 A, 600 kHz (Q2/Q4 No Connect)

300 kHz HIGH CURRENT APPLICATION CIRCUIT





Figure 95. Application Circuit for 13 V Input, 1.8 V Output, 12 A, 300 kHz (Q2/Q4 No Connect)

PACKAGING AND ORDERING INFORMATION

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-229-WEGD

Figure 96. 14-Lead Lead Frame Chip Scale Package [LFCSP_WD] 4 mm × 3 mm Body, Very Very Thin Dual (CP-14-2) Dimensions shown in millimeters

101309-A

ORDERING GUIDE

Model ¹ Temperature Range		Package Description	Package Option	
ADP1878ACPZ-0.3-R7	−40°C to +125°C	14-Lead Frame Chip Scale Package [LFCSP_WD]	CP-14-2	
ADP1878ACPZ-0.6-R7	-40°C to +125°C	14-Lead Frame Chip Scale Package [LFCSP_WD]	CP-14-2	
ADP1878ACPZ-1.0-R7	-40°C to +125°C	14-Lead Frame Chip Scale Package [LFCSP_WD]	CP-14-2	
ADP1878-0.3-EVALZ		Evaluation Board		
ADP1878-0.6-EVALZ		Evaluation Board		
ADP1878-1.0-EVALZ		Evaluation Board		
ADP1879ACPZ-0.3-R7	-40°C to +125°C	14-Lead Frame Chip Scale Package [LFCSP_WD]	CP-14-2	
ADP1879ACPZ-0.6-R7	-40°C to +125°C	14-Lead Frame Chip Scale Package [LFCSP_WD]	CP-14-2	
ADP1879ACPZ-1.0-R7	−40°C to +125°C	14-Lead Frame Chip Scale Package [LFCSP_WD]	CP-14-2	
ADP1879-0.3-EVALZ		Evaluation Board		
ADP1879-0.6-EVALZ		Evaluation Board		
ADP1879-1.0-EVALZ		Evaluation Board		

¹ Z = RoHS Compliant Part.