# Switch mode Pulse Width Modulation Control Circuit

# TL494, NCV494

The TL494 is a fixed frequency, pulse width modulation control circuit designed primarily for switch mode power supply control.

# Features

- Complete Pulse Width Modulation Control Circuitry
- On-Chip Oscillator with Master or Slave Operation
- On-Chip Error Amplifiers
- On-Chip 5.0 V Reference
- Adjustable Deadtime Control
- Uncommitted Output Transistors Rated to 500 mA Source or Sink
- Output Control for Push-Pull or Single-Ended Operation
- Undervoltage Lockout
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- Pb-Free Packages are Available\*

SOIC-16 CASE 751B

## MARKING DIAGRAMS

	1688888888 TL494xDG AWLYWW 148888888
x	= B or C
A	= Assembly Location
WL	= Wafer Lot
Y	= Year
WW	= Work Week
G	= Pb-Free Package

\*This marking diagram also applies to NCV494.

#### Noninv Noninv 16 Input Input 1 Frro Frro Inv Amp Amp 15 Input Inv Input 2 V<sub>CC</sub> Compen/PWN 5.0 V 14 V<sub>ref</sub> Comp Input 3 REF ≈ 0.1 V Deadtime Control 13 Output Contro 4 12 V<sub>CC</sub> C<sub>T</sub> 5 Oscillato R<sub>T</sub> 6 11 C2 ົດຂ Ground 7 10 E2 Q1 C1 8 9 E1 (Top View)

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

# **MAXIMUM RATINGS** (Full operating ambient temperature range applies, unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	42	V
Collector Output Voltage	V <sub>C1</sub> , V <sub>C2</sub>	42	V
Collector Output Current (Each transistor) (Note 1)	I <sub>C1</sub> , I <sub>C2</sub>	500	mA
Amplifier Input Voltage Range	V <sub>IR</sub>	-0.3 to +42	V
Power Dissipation @ $T_A \le 45^{\circ}C$	PD	1000	mW
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	80	°C/W
Operating Junction Temperature	TJ	125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Operating Ambient Temperature Range TL494B TL494C TL494I NCV494B	T <sub>A</sub>	-40 to +125 0 to +70 -40 to +85 -40 to +125	℃
Derating Ambient Temperature	T <sub>A</sub>	45	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Maximum thermal limits must be observed.

\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **PIN CONNECTIONS**

# **RECOMMENDED OPERATING CONDITIONS**

Characteristics	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V <sub>CC</sub>	7.0	15	40	V
Collector Output Voltage	$V_{C1}, V_{C2}$	-	30	40	V
Collector Output Current (Each transistor)	I <sub>C1</sub> , I <sub>C2</sub>	-	-	200	mA
Amplified Input Voltage	V <sub>in</sub>	-0.3	-	V <sub>CC</sub> – 2.0	V
Current Into Feedback Terminal	I <sub>fb</sub>	-	-	0.3	mA
Reference Output Current	I <sub>ref</sub>	-	-	10	mA
Timing Resistor	R <sub>T</sub>	1.8	30	500	kΩ
Timing Capacitor	C <sub>T</sub>	0.0047	0.001	10	μF
Oscillator Frequency	f <sub>osc</sub>	1.0	40	200	kHz

# **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 15 V, C<sub>T</sub> = 0.01 $\mu$ F, R<sub>T</sub> = 12 k $\Omega$ , unless otherwise noted.)

For typical values  $T_A = 25^{\circ}C$ , for min/max values  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION					
Reference Voltage (I <sub>O</sub> = 1.0 mA)	V <sub>ref</sub>	4.75	5.0	5.25	V
Line Regulation (V <sub>CC</sub> = 7.0 V to 40 V)	Reg <sub>line</sub>	-	2.0	25	mV
Load Regulation (I <sub>O</sub> = 1.0 mA to 10 mA)	Reg <sub>load</sub>	-	3.0	15	mV
Short Circuit Output Current (V <sub>ref</sub> = 0 V)	I <sub>SC</sub>	15	35	75	mA
OUTPUT SECTION					
Collector Off-State Current (V <sub>CC</sub> = 40 V, V <sub>CE</sub> = 40 V)	I <sub>C(off)</sub>	-	2.0	100	μΑ
Emitter Off–State Current $V_{CC}$ = 40 V, $V_{C}$ = 40 V, $V_{E}$ = 0 V)	I <sub>E(off)</sub>	-	-	-100	μΑ
Collector-Emitter Saturation Voltage (Note 2) Common-Emitter (V <sub>E</sub> = 0 V, I <sub>C</sub> = 200 mA) Emitter-Follower (V <sub>C</sub> = 15 V, I <sub>E</sub> = -200 mA)	V <sub>sat(C)</sub> V <sub>sat(E)</sub>		1.1 1.5	1.3 2.5	V
$\begin{array}{l} \mbox{Output Control Pin Current} \\ \mbox{Low State (V_{OC} \leq 0.4 V)} \\ \mbox{High State (V_{OC} = V_{ref})} \end{array}$	l <sub>ocl</sub> loch		10 0.2	_ 3.5	μA mA
Output Voltage Rise Time Common-Emitter (See Figure 12) Emitter-Follower (See Figure 13)	tr		100 100	200 200	ns
Output Voltage Fall Time Common–Emitter (See Figure 12) Emitter–Follower (See Figure 13)	t <sub>f</sub>	-	25 40	100 100	ns

2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 15 V, C<sub>T</sub> = 0.01  $\mu$ F, R<sub>T</sub> = 12 k $\Omega$ , unless otherwise noted.) For typical values T<sub>A</sub> = 25°C, for min/max values T<sub>A</sub> is the operating ambient temperature range that applies, unless otherwise noted.

Characteristics	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER SECTION					
Input Offset Voltage (V <sub>O (Pin 3)</sub> = 2.5 V)	V <sub>IO</sub>	-	2.0	10	mV
Input Offset Current (V <sub>O (Pin 3)</sub> = 2.5 V)	I <sub>IO</sub>	-	5.0	250	nA
Input Bias Current (V <sub>O (Pin 3)</sub> = 2.5 V)	I <sub>IB</sub>	_	-0.1	-1.0	μΑ
Input Common Mode Voltage Range (V <sub>CC</sub> = 40 V, T <sub>A</sub> = 25°C)	V <sub>ICR</sub>	_1	0.3 to V <sub>CC</sub> -2	2.0	V
Open Loop Voltage Gain ( $\Delta V_{O}$ = 3.0 V, $V_{O}$ = 0.5 V to 3.5 V, $R_{L}$ = 2.0 k $\Omega)$	A <sub>VOL</sub>	70	95	-	dB
Unity–Gain Crossover Frequency (V_O = 0.5 V to 3.5 V, R_L = 2.0 k\Omega)	f <sub>C-</sub>	-	350	-	kHz
Phase Margin at Unity–Gain (V_O = 0.5 V to 3.5 V, R_L = 2.0 k\Omega)	φm	-	65	-	deg.
Common Mode Rejection Ratio (V <sub>CC</sub> = 40 V)	CMRR	65	90	-	dB
Power Supply Rejection Ratio ( $\Delta V_{CC}$ = 33 V, V <sub>O</sub> = 2.5 V, R <sub>L</sub> = 2.0 k $\Omega$ )	PSRR	_	100	-	dB
Output Sink Current (V <sub>O (Pin 3)</sub> = 0.7 V)	I <sub>O-</sub>	0.3	0.7	-	mA
Output Source Current (V <sub>O (Pin 3)</sub> = 3.5 V)	I <sub>O</sub> +	2.0	-4.0	-	mA
PWM COMPARATOR SECTION (Test Circuit Figure 11)					
Input Threshold Voltage (Zero Duty Cycle)	V <sub>TH</sub>	_	2.5	4.5	V
Input Sink Current (V <sub>(Pin 3)</sub> = 0.7 V)	II-	0.3	0.7	-	mA
DEADTIME CONTROL SECTION (Test Circuit Figure 11)					
Input Bias Current (Pin 4) (V <sub>Pin 4</sub> = 0 V to 5.25 V)	I <sub>IB (DT)</sub>	-	-2.0	-10	μA
Maximum Duty Cycle, Each Output, Push–Pull Mode (V <sub>Pin 4</sub> = 0 V, C <sub>T</sub> = 0.01 μF, R <sub>T</sub> = 12 kΩ) (V <sub>Pin 4</sub> = 0 V, C <sub>T</sub> = 0.001 μF, R <sub>T</sub> = 30 kΩ)	DC <sub>max</sub>	45 -	48 45	50 50	%
Input Threshold Voltage (Pin 4) (Zero Duty Cycle) (Maximum Duty Cycle)	V <sub>th</sub>	_ 0	2.8 -	3.3 -	V
OSCILLATOR SECTION					
Frequency (C <sub>T</sub> = 0.001 $\mu$ F, R <sub>T</sub> = 30 k $\Omega$ )	f <sub>osc</sub>	-	40	-	kHz
Standard Deviation of Frequency* (C_T = 0.001 $\mu\text{F},\text{R}_{\text{T}}$ = 30 kΩ)	of <sub>osc</sub>	_	3.0	-	%
Frequency Change with Voltage (V <sub>CC</sub> = 7.0 V to 40 V, $T_A$ = 25°C)	$\Delta f_{osc} (\Delta V)$	_	0.1	-	%
Frequency Change with Temperature ( $\Delta T_A$ = T <sub>low</sub> to T <sub>high</sub> ) (C <sub>T</sub> = 0.01 µF, R <sub>T</sub> = 12 kΩ)	$\Delta f_{osc} (\Delta T)$	-	-	12	%
UNDERVOLTAGE LOCKOUT SECTION					
Turn–On Threshold (V <sub>CC</sub> increasing, $I_{ref} = 1.0$ mA)	V <sub>th</sub>	5.5	6.43	7.0	V
TOTAL DEVICE					
Standby Supply Current (Pin 6 at V <sub>ref</sub> , All other inputs and outputs open) $(V_{CC} = 15 \text{ V})$ $(V_{CC} = 40 \text{ V})$	Icc	-	5.5 7.0	10 15	mA
Average Supply Current (C <sub>T</sub> = 0.01 $\mu$ F, R <sub>T</sub> = 12 kΩ, V <sub>(Pin 4)</sub> = 2.0 V) (V <sub>CC</sub> = 15 V) (See Figure 12)		_	7.0	-	mA


\* Standard deviation is a measure of the statistical distribution about the mean as derived from the formula,  $\sigma = \sqrt{\frac{N}{\sum (X_n - \overline{X})^2}} \sqrt{\frac{n = 1}{N - 1}}$ 

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
TL494BDR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
TL494CDR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
NCV494BDR2G*	SOIC-16 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. \*NCV494:  $T_{low} = -40^{\circ}C$ ,  $T_{high} = +125^{\circ}C$ . Guaranteed by design. NCV prefix is for automotive and other applications requiring site and change

control.



This device contains 46 active transistors.






Figure 2. Timing Diagram

# **APPLICATIONS INFORMATION**

## Description

The TL494 is a fixed-frequency pulse width modulation control circuit, incorporating the primary building blocks required for the control of a switching power supply. (See Figure 1.) An internal-linear sawtooth oscillator is frequency- programmable by two external components,  $R_T$ and  $C_T$ . The approximate oscillator frequency is determined by:

$$f_{osc} \approx \frac{1.1}{R_T \bullet C_T}$$

For more information refer to Figure 3.

Output pulse width modulation is accomplished by comparison of the positive sawtooth waveform across capacitor  $C_T$  to either of two control signals. The NOR gates, which drive output transistors Q1 and Q2, are enabled only when the flip–flop clock–input line is in its low state. This happens only during that portion of time when the sawtooth voltage is greater than the control signals. Therefore, an increase in control–signal amplitude causes a corresponding linear decrease of output pulse width. (Refer to the Timing Diagram shown in Figure 2.)

The control signals are external inputs that can be fed into the deadtime control, the error amplifier inputs, or the feedback input. The deadtime control comparator has an effective 120 mV input offset which limits the minimum output deadtime to approximately the first 4% of the sawtooth–cycle time. This would result in a maximum duty cycle on a given output of 96% with the output control grounded, and 48% with it connected to the reference line. Additional deadtime may be imposed on the output by setting the deadtime–control input to a fixed voltage, ranging between 0 V to 3.3 V.


Fun	ctior	nal T	able

Input/Output Controls	Output Function	$\frac{f_{out}}{f_{osc}} =$
Grounded	ed Single-ended PWM @ Q1 and Q2	
@ V <sub>ref</sub>	Push-pull Operation	0.5


The pulse width modulator comparator provides a means for the error amplifiers to adjust the output pulse width from the maximum percent on–time, established by the deadtime control input, down to zero, as the voltage at the feedback pin varies from 0.5 V to 3.5 V. Both error amplifiers have a common mode input range from -0.3 V to (V<sub>CC</sub> -2V), and may be used to sense power–supply output voltage and current. The error–amplifier outputs are active high and are ORed together at the noninverting input of the pulse–width modulator comparator. With this configuration, the amplifier that demands minimum output on time, dominates control of the loop.

When capacitor  $C_T$  is discharged, a positive pulse is generated on the output of the deadtime comparator, which clocks the pulse-steering flip-flop and inhibits the output transistors, Q1 and Q2. With the output-control connected to the reference line, the pulse-steering flip-flop directs the modulated pulses to each of the two output transistors alternately for push-pull operation. The output frequency is equal to half that of the oscillator. Output drive can also be taken from Q1 or Q2, when single-ended operation with a maximum on-time of less than 50% is required. This is desirable when the output transformer has a ringback winding with a catch diode used for snubbing. When higher output-drive currents are required for single-ended operation, Q1 and Q2 may be connected in parallel, and the output-mode pin must be tied to ground to disable the flip-flop. The output frequency will now be equal to that of the oscillator.

The TL494 has an internal 5.0 V reference capable of sourcing up to 10 mA of load current for external bias circuits. The reference has an internal accuracy of  $\pm 5.0\%$  with a typical thermal drift of less than 50 mV over an operating temperature range of 0° to 70°C.



Timing Resistance






Figure 10. Error-Amplifier Characteristics




Figure 12. Common–Emitter Configuration Test Circuit and Waveform




Figure 11. Deadtime and Feedback Control Circuit






Figure 13. Emitter–Follower Configuration Test Circuit and Waveform















Figure 16. Soft-Start Circuit

















All capacitors in µF



Test	Conditions	Results
Line Regulation	V <sub>in</sub> = 10 V to 40 V	14 mV 0.28%
Load Regulation	$V_{in}$ = 28 V, $I_O$ = 1.0 mA to 1.0 A	3.0 mV 0.06%
Output Ripple	V <sub>in</sub> = 28 V, I <sub>O</sub> = 1.0 A	65 mV pp P.A.R.D.
Short Circuit Current	$V_{in}$ = 28 V, $R_L$ = 0.1 $\Omega$	1.6 A
Efficiency	V <sub>in</sub> = 28 V, I <sub>O</sub> = 1.0 A	71%

L1 - 3.5 mH @ 0.3 A

T1 - Primary: 20T C.T. #28 AWG Secondary: 120T C.T. #36 AWG Core: Ferroxcube 1408P-L00-3CB




Figure 21. Pulse Width Modulated Step-Down Converter

Test	Conditions	Results
Line Regulation	V <sub>in</sub> = 8.0 V to 40 V	3.0 mV 0.01%
Load Regulation	$V_{in}$ = 12.6 V, $I_O$ = 0.2 mA to 200 mA	5.0 mV 0.02%
Output Ripple	V <sub>in</sub> = 12.6 V, I <sub>O</sub> = 200 mA	40 mV pp P.A.R.D.
Short Circuit Current	$V_{in}$ = 12.6 V, $R_L$ = 0.1 $\Omega$	250 mA
Efficiency	V <sub>in</sub> = 12.6 V, I <sub>O</sub> = 200 mA	72%


SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


# DATE 29 MAY 2024


onsemi

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS				
DIM	MIN	NOM	MAX	
A	1.35	1.55	1.75	
A1	0.00	0.05	0.10	
A2	1.35	1.50	1.65	
b	0.35	0.42	0.49	
с	0.19	0.22	0.25	
D		9.90 BSC		
E		6.00 BSC		
E1		3.90 BSC		
е		1.27 BSC		
h	0.25		0.50	
L	0.40	0.83	1.25	
L1	1.05 REF			
Θ	0 2.			
TOLERAN	CE OF FC	ORM AND	POSITION	
ممم	0.10			
bbb	0.20			
ссс	0.10			
ddd	0.25			
eee		0.10		



DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 1 OF 2			
onsemi and ODSCMU are trademarks of Semiconductor Components Industries LLC dia onsemi or its subsidiaries in the United States and/or other countries onsemi reserves						

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi asyme any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

# onsemi

### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

DATE 29 MAY 2024

# GENERIC MARKING DIAGRAM\*

16	A	A	A	A	A	A	A	A.	
		XX)							
		XX	XX	XX	XX	XX)	XX	X	
	AWLYWW								
1	Ŧ	H	H	H	H	H	H	Ŧ	l

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	ç	STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.		PIN 1.	COLLECTOR, DYE #1
2.	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2
4.	NO CONNECTION	4.	CATHODE	4.	,	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT	)	
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT	)	
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	)	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT	)	
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT	)	
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH		
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4	10.	ANODE	10.			
11.	GATE, #3	11.		11.			
12.	SOURCE, #3	12.	ANODE	12.		)	
13.	GATE, #2	13.		13.			
14.	SOURCE, #2	14.	ANODE	14.			
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT	)	
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2		
onsemi and ONSEMi are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves					

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>