











LM4120





SNVS049F - FEBRUARY 2000 - REVISED MARCH 2016

LM4120 Precision Micropower Low Dropout Voltage Reference

Features

- Small SOT23-5 Package
- Low Dropout Voltage: 120 mV Typical at 1 mA
- High Output Voltage Accuracy: 0.2%
- Source and Sink Current Output: ±5 mA
- Supply Current: 160 µA Typical
- Low Temperature Coefficient: 50 ppm/°C
- **Enable Pin**
- Fixed Output Voltages: 1.8, 2.048, 2.5, 3, 3.3, 4.096, and 5 V
- Industrial Temperature Range: -40°C to 85°C
- (For Extended Temperature Range, -40°C to 125°C, Contact TI)

2 Applications

- Portable, Battery-Powered Equipment
- Instrumentation and Process Control
- Automotive and Industrial
- Test Equipment
- **Data Acquisition Systems**
- **Precision Regulators**
- **Battery Chargers**
- **Base Stations**
- Communications
- Medical Equipment

3 Description

The LM4120 device is a precision low-power, low dropout bandgap voltage reference with up to 5-mA output current source and sink capability.

This series reference operates with input voltages as low as 2 V and up to 12 V, consuming 160-µA (typical) supply current. In power-down mode, device current drops to less than 2 µA.

The LM4120 comes in two grades (A and Standard) and seven voltage options for greater flexibility. The best grade devices (A) have an initial accuracy of 0.2%, while the standard have an initial accuracy of 0.5%, both with a temperature coefficient of 50 ppm/°C ensured from -40°C to 125°C.

The very low dropout voltage, low supply current, and power-down capability of the LM4120 make this product an ideal choice for battery-powered and portable applications.


The device performance is ensured over the industrial temperature range (-40°C to 85°C), while certain specifications are ensured over the extended temperature range (-40°C to 125°C). Contact TI for full specifications over the extended temperature range. The LM4120 is available in a standard 5-pin SOT-23 package.

Device Information⁽¹⁾

PART NUMBER		PACKAGE	BODY SIZE (NOM)					
	LM4120	SOT-23 (5)	1.60 mm × 2.90 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram





Ta	hl	Δ	af (ᡣ	nto	ents
ıa	νı	\boldsymbol{c}	UI '	UU	חונכ	HUS

2Applications17.4 Device Functional Modes.3Description18Application and Implementation4Revision History28.1 Application Information5Pin Configuration and Functions38.2 Typical Application6Specifications39 Power Supply Recommendations6.1 Absolute Maximum Ratings310 Layout6.2 ESD Ratings310.1 Layout Guidelines6.3 Recommended Operating Conditions410.2 Layout Example6.4 Thermal Information411 Device and Documentation Support6.5 Electrical Characteristics411.1 Community Resources6.6 Typical Characteristics711.2 Trademarks7 Detailed Description1011.3 Electrostatic Discharge Caution7.1 Overview1011.4 Glossary7.2 Functional Block Diagram1012 Mechanical, Packaging, and Orderable Information	1	Features 1		7.3 Feature Description	10
3Description18Application and Implementation4Revision History28.1 Application Information5Pin Configuration and Functions38.2 Typical Application6Specifications39Power Supply Recommendations6.1 Absolute Maximum Ratings310Layout6.2 ESD Ratings310.1 Layout Guidelines6.3 Recommended Operating Conditions410.2 Layout Example6.4 Thermal Information411Device and Documentation Support6.5 Electrical Characteristics411.1 Community Resources6.6 Typical Characteristics711.2 Trademarks7Detailed Description1011.3 Electrostatic Discharge Caution7.1 Overview1011.4 Glossary7.2 Functional Block Diagram1010Mechanical, Packaging, and Orderable	2			7.4 Device Functional Modes	10
4 Revision History. 2 8.1 Application Information	3		8	Application and Implementation	11
5Pin Configuration and Functions38.2Typical Application6Specifications39Power Supply Recommendations6.1Absolute Maximum Ratings310Layout6.2ESD Ratings310.1Layout Guidelines6.3Recommended Operating Conditions410.2Layout Example6.4Thermal Information411Device and Documentation Support6.5Electrical Characteristics411.1Community Resources6.6Typical Characteristics711.2Trademarks7Detailed Description1011.3Electrostatic Discharge Caution7.1Overview1011.4Glossary7.2Functional Block Diagram10Mechanical, Packaging, and Orderable	_			8.1 Application Information	<u>1</u> 1
6 Specifications 3 9 Power Supply Recommendations 10 Layout 11.1 Community Resources 11.2 Trademarks 11.3 Electrostatic Discharge Caution 11.4 Glossary 11.4 Mechanical, Packaging, and Orderable					
6.1 Absolute Maximum Ratings 3 6.2 ESD Ratings 3 6.3 Recommended Operating Conditions 4 6.4 Thermal Information 4 6.5 Electrical Characteristics 4 6.6 Typical Characteristics 7 Detailed Description 10 7.1 Overview 10 7.2 Functional Block Diagram 10 Layout Guidelines 10.1 Layout Guidelines 11.1 Layout Example 11.2 Layout Example 11.3 Electrostation Support 11.1 Community Resources 11.1 Community Resources 11.2 Trademarks 11.3 Electrostatic Discharge Caution 11.4 Glossary	-		9	Power Supply Recommendations	15
6.2 ESD Ratings 3 10.1 Layout Guidelines 10.2 Layout Example 10.2 Layout Example 10.3 Layout Example 10.4 Layout Example 10.5 Electrical Characteristics 4 11.1 Community Resources 11.1 Community Resources 11.2 Trademarks 11.2 Trademarks 11.3 Electrostatic Discharge Caution 11.4 Glossary 11.4 Glossary 11.4 Glossary 11.4 Glossary 11.4 Glossary 11.4 Glossary 11.5 Electrostatic Discharge And Orderable 11.5 Electr	Ū	•	10	Layout	16
6.3 Recommended Operating Conditions				10.1 Layout Guidelines	16
6.4 Thermal Information				10.2 Layout Example	16
6.5 Electrical Characteristics			11	Device and Documentation Support	17
6.6 Typical Characteristics 7 11.2 Trademarks 11.3 Electrostatic Discharge Caution 11.4 Glossary 11.4 Glossary 11.4 Glossary 11.4 Glossary 11.4 Glossary 11.5 Functional Block Diagram 10 Mechanical, Packaging, and Orderable				11.1 Community Resources	17
7 Detailed Description				11.2 Trademarks	17
7.1 Overview	7	**		11.3 Electrostatic Discharge Caution	17
7.2 Functional Block Diagram10 12 Mechanical, Packaging, and Orderable	•			11.4 Glossary	17
			12		17
		E: Page numbers for previous revisions may differ from pag ges from Revision E (February 2016) to Revision F			Pag

Changes from Revision D (July 2015) to Revision E

Changes from Revision C (April 2013) to Revision D

Page


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and

Changes from Revision B (April 2013) to Revision C

Page



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
Enable	3	I	Pulled to input for normal operation. Forcing this pin to ground will turn off the output.		
GND	2	_	Negative supply or ground connection		
REF	1	_	REF pin. This pin must be left unconnected.		
V _{IN}	4	1	Positive supply		
V _{OUT}	5	0	Reference output		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Maximum voltage on input or enable pins		-0.3	14	V
Output short-circuit duraion			Indefinite	
Power dissipation (T _A = 25°C) ⁽²⁾			350	mW
	Soldering, (10 sec.)		260	°C
Lead temperature	Vapor Phase (60 sec.)		215	°C
	Infrared (15 sec.)		220	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V
		Machine Model	±200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Without PCB copper enhancements. The maximum power dissipation must be derated at elevated temperatures and is limited by T_{JMAX} (maximum junction temperature), R_{BJA} (junction-to-ambient thermal resistance) and T_A (ambient temperature). The maximum power dissipation at any temperature is: PDiss_{MAX} = (T_{JMAX} – T_A) / R_{BJA} up to the value listed in the *Absolute Maximum Ratings*.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Ambient temperature	-40	85	°C
Junction temperature	-40	125	°C

6.4 Thermal Information

		LM4120	
	THERMAL METRIC ⁽¹⁾	DBV [SOT-23]	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	170.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	123.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	29.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

unless otherwise specified, $V_{IN} = 3.3 \text{ V}$, $I_{LOAD} = 0$, $C_{OUT} = 0.01 \mu\text{F}$, $T_A = T_i = 25 ^{\circ}\text{C}$.

PARAMETER		TEST CONI	TEST CONDITIONS		TYP (2)	MAX ⁽¹⁾	UNIT
1.8 V, 2.048 V,	AND 2.5 V						
V _{OUT}	Output voltage initial accuracy LM4120A-1.800 LM4120A-2.048 LM4120A-2.500					±0.2%	
	LM4120-1.800 LM4120-2.048 LM4120-2.500					±0.5%	
TCV _{OUT} /°C	Temperature coefficient	-40 °C $\leq T_A \leq +125$ °C			14	50	ppm/°c
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	3.3 V ≤ V _{IN} ≤ 12 V			0.0007	0.008	- %/V
ΔVOUT/ΔVIN			-40 °C $\leq T_A \leq 85$ °C			0.01	
		0 m \ < 1			0.03	0.08	
		0 mA ≤ I _{LOAD} ≤ 1 mA	-40 °C $\leq T_A \leq 85$ °C			0.17	
۸۱/ /۸۱	Lood regulation	1 m \ < 1			0.01	0.04	0/ /m Λ
$\Delta V_{OUT}/\Delta I_{LOAD}$	Load regulation	$1 \text{ mA} \le I_{LOAD} \le 5 \text{ mA}$	-40 °C $\leq T_A \leq 85$ °C			0.1	%/mA
		$-1 \text{ mA} \le I_{LOAD} \le 0 \text{ mA}$			0.04	0.12	
		-5 mA ≤ I_{LOAD} ≤ -1 mA			0.01		
		J 0 A			45	65	
		$I_{LOAD} = 0 \text{ mA}$	-40°C ≤ T _A ≤ 85°C			80	
\/ -\/	Dronout voltage (3)				120	150	
V_{IN} - V_{OUT}	Dropout voltage (3)	$I_{LOAD} = 1 \text{ mA}$	-40°C ≤ T _A ≤ 85°C			180	mV
					180	210	
		$I_{LOAD} = 5 \text{ mA}$	-40°C ≤ T _A ≤ 85°C			250	

⁽¹⁾ Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate Tl's Averaging Outgoing Quality Level (AOQL).

⁽²⁾ Typical numbers are at 25°C and represent the most likely parametric norm.

⁽³⁾ Dropout voltage is the differential voltage between V_{OUT} and V_{IN} at which V_{OUT} changes ≤ 1% from V_{OUT} at V_{IN} = 3.3 V for 1.8 V, 2 V, 2.5 V, and V_{OUT} + 1 V for others. For 1.8-V option, dropout voltage is not ensured over temperature. A parasitic diode exists between input and output pins; it will conduct if V_{OUT} is pulled to a higher voltage than V_{IN}.



Electrical Characteristics (continued)

unless otherwise specified, $V_{IN} = 3.3 \text{ V}$, $I_{LOAD} = 0$, $C_{OUT} = 0.01 \mu\text{F}$, $T_A = T_j = 25^{\circ}\text{C}$.

	PARAMETER	TEST COND	ITIONS	MIN ⁽¹⁾	TYP (2)	MAX (1)	UNIT	
.,	0(4)	0.1 Hz to 10 Hz			20			
V_N	Output ⁽⁴⁾	10 Hz to 10 kHz			36		μV_{PP}	
	0				160	250		
I _S	Supply current		-40°C ≤ T _A ≤ 85°C			275	μA	
	Power-down supply	Enable = 0.4 V				1		
I _{SS}	current	-40 °C \leq T _J \leq 85°C Enable = 0.2 V	-40°C ≤ T _A ≤ 85°C			2	μA	
\/	Logic high input voltage				2.4		V	
V _H	Logic nigh input voltage	-40 °C $\leq T_A \leq 85$ °C		2.4			V	
V	Logic low input voltage				0.4		V	
V_L	Logic low input voltage	-40°C ≤ T _A ≤ 85°C				0.2	V	
	Landa Blak Samura anno at				7		^	
lн	Logic high input current	-40°C ≤ T _A ≤ 85°C				15	μA	
L	Logic low input current				0.1		μA	
	·	V 00VV			15			
	Short circuit current	$V_{IN} = 3.3 \text{ V}, V_{OUT} = 0$	-40°C ≤ T _A ≤ 85°C	6		30		
I _{SC}					17		mA	
		$V_{IN} = 12 \text{ V}, V_{OUT} = 0$	-40°C ≤ T _A ≤ 85°C	6		30		
Hyst	Thermal hysteresis (5)	-40°C ≤ T _A ≤ 125°C	Λ		0.5		mV/V	
ΔV _{OUT}	Long term stability (6)	1000 hrs @ 25°C			100		ppm	
3 V, 3.3 V, 4.09		1.000 10 3 20 0					ΡΡ	
V _{оит}	Output voltage initial accuracy LM4120A-3.000 LM4120A-3.300 LM4120A-4.096 LM4120A-5.000					±0.2%		
	LM4120-3.000 LM4120-3.300 LM4120-4.096 LM4120-5.000					±0.5%		
TCV _{OUT} /°C	Temperature coefficient	-40 °C $\leq T_A \leq 125$ °C			14	50	ppm/°c	
۸۱/ /۸۱/	Line regulation	(//			0.0007	0.008	%/V	
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation	$(V_{OUT} + 1 V) \le V_{IN} \le 12 V$	-40 °C $\leq T_A \leq 85$ °C			0.01	/0/ V	
		0 m/ < 1 < 1 m/			0.03	0.08		
		0 mA ≤ I _{LOAD} ≤ 1 mA	-40°C ≤ T _A ≤ 85°C			0.17		
A\/ /AI	Lood roomistiss	1 1 1			0.01	0.04	0// 4	
$\Delta V_{OUT}/\Delta I_{LOAD}$	Load regulation	1 mA \leq I _{LOAD} \leq 5 mA	-40°C ≤ T _A ≤ 85°C			0.1	%/mA	
		$-1 \text{ mA} \le I_{LOAD} \le 0 \text{ mA}$	*		0.04	0.12		
		-5 mA ≤ I _{LOAD} ≤ -1 mA			0.01			
					45	65		
		$I_{LOAD} = 0 \text{ mA}$	-40°C ≤ T _A ≤ 85°C			80		
					120	150		
V_{IN} – V_{OUT}	Dropout voltage (3)	$I_{LOAD} = 1 \text{ mA}$	–40°C ≤ T _A ≤ 85°C		120	180	mV	
			40 0 = 1A = 00 0		180	210		
							50	

 ⁽⁴⁾ Output noise voltage is proportional to V_{OUT}. V_N for other voltage option is calculated using (V_N(1.8 V) / 1.8) × V_{OUT}. V_N (2.5 V) = (36 μV_{PP} / 1.8) × 2.5 = 46 μV_{PP}.
 (5) Thermal hysteresis is defined as the change in 25°C output voltage before and after exposing the device to temperature extremes.

Long term stability is change in V_{REF} at 25°C measured continuously during 1000 hours.



Electrical Characteristics (continued)

unless otherwise specified, V $_{IN}$ = 3.3 V, I $_{LOAD}$ = 0, C $_{OUT}$ = 0.01 μF , T $_{A}$ = T $_{j}$ = 25 $^{\circ}$ C.

	PARAMETER	TEST CON	IDITIONS	MIN ⁽¹⁾	TYP (2)	MAX ⁽¹⁾	UNIT	
3 V, 3.3 V	, 4.096 V, AND 5 V (continued)							
V	Output noise voltage (4)	0.1 Hz to 10 Hz			20		\/	
V _N	Output hoise voitage	10 Hz to 10 kHz			36		μV_{PP}	
	Complex compact				160	250		
I _S	Supply current	–40°C ≤ T _A ≤ 85°C				275	μΑ	
	Power-down supply	Enable = 0.4 V				1		
I _{SS}	current	-40 °C \leq T _J \leq 85°C Enable = 0.2 V	-40°C ≤ T _A ≤ 85°C			2	μΑ	
V	Logio high input voltogo				2.4		V	
V _H	Logic high input voltage	age -40°C ≤ T _A ≤ 85°C		2.4		V		
V	Logio love input voltago				0.4		V	
V_L	Logic low input voltage	-40 °C $\leq T_A \leq 85$ °C				0.2	V	
	Logio bigh input ourrent				7			
IH	Logic high input current	-40 °C $\leq T_A \leq 85$ °C			15	μA		
IL	Logic low input current				0.1		μΑ	
			V 0			15		
	Short circuit current	$V_{OUT} = 0$	-40 °C $\leq T_A \leq 85$ °C	6		30	A	
I _{SC}	Short circuit current	V 42.V V 0			17		mA	
		$V_{IN} = 12 \text{ V}, V_{OUT} = 0$	-40°C ≤ T _A ≤ 85°C	6		30		
Hyst	Thermal hysteresis (5)	-40°C ≤ T _A ≤ 125°C			0.5		mV/V	
ΔV_{OUT}	Long term stability (6)	1000 hours @ 25°C			100		ppm	


Submit Documentation Feedback

Copyright © 2000–2016, Texas Instruments Incorporated



6.6 Typical Characteristics


unless otherwise specified, V_{IN} = 3.3 V, V_{OUT} = 2.5 V, I_{LOAD} = 0, C_{OUT} = 0.022 μ F, T_A = 25°C, and V_{EN} = V_{IN}



TEXAS INSTRUMENTS


Typical Characteristics (continued)


unless otherwise specified, $V_{IN}=3.3~V,~V_{OUT}=2.5~V,~I_{LOAD}=0,~C_{OUT}=0.022~\mu F,~T_A=25^{\circ}C,~and~V_{EN}=V_{IN}=0.025~\mu F$





Typical Characteristics (continued)








7 Detailed Description

7.1 Overview

The LM4120 device is a precision bandgap voltage reference available in seven different voltage options with up to 5-mA current source and sink capability. This series reference can operate with input voltages from 2 V to 12 V while consuming 160- μ A (typical) supply current. In power-down mode, device current drops to less than 2 μ A. The LM4120 is available in two grades, A and Standard.

The best grade devices (A) have an initial accuracy of 0.2% with a TEMPCO of 50 ppm/°C ensured from −40°C to 125°C.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable

The ENABLE analog input pin with limited hysteresis generally requires 6 μ A (typical) of current to start up the part. During normal operation, the Enable pin must be connected to the VIN pin. There is a minimum slew rate on this pin of about 0.003 V/ μ s to prevent glitches on the output. All of these conditions can easily be met with ordinary CMOS or TTL logic. The Enable pin can also be used to remotely operate the LM4120 by pulling up the Enable pin voltage to the input voltage level.

When remotely shutting down the LM4120, the Enable pin must be pulled down to the ground. Floating this pin is not recommended.

7.3.2 Reference

The REF pin must remain unconnected in all cases. The reference pin is sensitive to noise, and capacitive loading. Therefore, during the PCB layout care must be taken to keep this pin isolated as much as possible.

7.4 Device Functional Modes

Table 1 describes the functional modes of the LM4120.

Table 1. Enable Pin Mode Summary

ENABLE PIN CONNECTION	LOGIC STATE	DESCRIPTION
EN = VIN	1	Normal Operation. LM4120 starts up.
EN = GND 0		LM4120 in shutdown mode



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The standard application circuit for the LM4120 is shown in Figure 29. The device is designed to be stable with ceramic output capacitors in the range of 0.022 μ F to 0.047 μ F. The minimum required output capacitor is 0.022 μ F. These capacitors typically have an ESR of about 0.1 Ω to 0.5 Ω . Smaller ESR can be tolerated, but larger ESR cannot be tolerated. The output capacitor can be increased to improve load transient response, up to about 1 μ F. However, values above 0.047 μ F must be tantalum. With tantalum capacitors in the 1- μ F range, a small capacitor between the output and the reference pin is required. This capacitor will typically be in the 50-pF range. Care must be taken when using output capacitors of 1 μ F or larger. These applications must be thoroughly tested over temperature, line, and load.

An input capacitor is typically not required. However, a 0.1-µF ceramic can be used to help prevent line transients from entering the LM4120. Larger input capacitors must be tantalum or aluminum.

The reference pin is sensitive to noise, and capacitive loading. Therefore, the PCB layout must isolate this pin as much as possible.

The enable pin is an analog input with very little hysteresis. About 6 µA into this pin is required to turn the part on, and it must be taken close to GND to turn the part off (see *Electrical Characteristics* for thresholds). If the shutdown feature is not required, then this pin can safely be connected directly to the input supply.




Figure 19. Voltage Reference With Negative Output Circuit




Figure 20. Precision High-Current Low-Dropout Regulator Circuit

Submit Documentation Feedback
Product Folder Links: LM4120

Application Information (continued)




Figure 21. Precision High-Current Negative Voltage Regulator Circuit




Figure 22. Voltage Reference With Complimentary Output Circuit




Figure 23. Precision High-Current Low-Dropout Regulator Circuit

Submit Documentation Feedback



Application Information (continued)




Figure 24. Stacking Voltage References Circuit




Figure 25. Precision Voltage Reference With Force and Sense Output Circuit




Figure 26. Programmable Current Source Circuit

Copyright © 2000–2016, Texas Instruments Incorporated

Submit Documentation Feedback

Application Information (continued)




Figure 27. Precision Regulator With Current Limiting Circuit




Figure 28. Power Supply Splitter Circuit

8.2 Typical Application




Figure 29. Standard Application Circuit

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

PARAMETER	EXAMPLE VALUE
Output Voltage VOUT	1.8 V, 2.048 V, 2.5 V, 3 V, 3.3 V, 4.096 V, 5 V
Input Voltage Range VIN	VOUT 120 mV to 12 V
Load Current	1 mA (typical)



8.2.2 Detailed Design Procedure


8.2.2.1 Input Capacitors

Although not always required, an input capacitor is recommended. A supply bypass capacitor on the input assures that the reference is working from a source with low impedance, which improves stability. A bypass capacitor can also improve transient response by providing a reservoir of stored energy that the reference can utilize in case where the load current demand suddenly increases. The value used for CIN may be used without limit

8.2.2.2 Output Capacitors

The LM4120 may require a 0.022-µF to 1-µF output capacitor for loop stability (compensation) as well as transient response. During the sudden changes in load current demand, the output capacitor must source or sink current during the time it takes the control loop of the LM4120 to respond.

8.2.3 Application Curves



9 Power Supply Recommendations

Noise on the power-supply input can effect the output noise, but can be reduced by using an optional bypass capacitor between the input pin and the ground. A ceramic input capacitor more than 0.1 μF or higher can be used for that purpose.



10 Layout

10.1 Layout Guidelines


The mechanical stress due to PC board mounting can cause the output voltage to shift from its initial value. The center of a PC board generally has the highest mechanical and thermal expansion stress. Mounting the device near the edges or the corners of the board where mechanical stress is at its minimum. References in SOT packages are generally less prone to assembly stress than devices in Small Outline (SOIC) package.


A mechanical isolation of the device by creating an island by cutting a U shape slot (U - SLOT) on the PCB while mounting the device helps in reducing the impact of the PC board stresses on the output voltage of the reference. This approach would also provide some thermal isolation from the rest of the circuit.

Figure 32 shows a recommended printed board layout for LM4120 along with an in-set diagram. The in-set diagram exhibits a slot cut on three sides of the reference IC, which provides a relief to the IC from external PCB stress.

10.2 Layout Example

PCB Top View








Figure 32. Typical Layout Example With LM4120

Submit Documentation Feedback

Copyright © 2000–2016, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

27-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM4120AIM5-1.8/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R21A	
LM4120AIM5-2.0/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R14A	
LM4120AIM5-2.5/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R08A	
LM4120AIM5-3.3/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R16A	
LM4120AIM5-4.1/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R17A	
LM4120AIM5X-1.8/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R21A	
LM4120AIM5X-2.5/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R08A	
LM4120AIM5X-3.3/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R16A	
LM4120AIM5X-4.1/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R17A	
LM4120IM5-1.8/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R21B	
LM4120IM5-2.0/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R14B	
LM4120IM5-2.5/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R08B	
LM4120IM5-3.0/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R15B	
LM4120IM5-3.3/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R16B	
LM4120IM5-4.1/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R17B	
LM4120IM5-5.0/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R18B	
LM4120IM5X-1.8/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R21B	
LM4120IM5X-2.0/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R14B	
LM4120IM5X-2.5/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R08B	
LM4120IM5X-3.0/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R15B	
LM4120IM5X-3.3/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R16B	
LM4120IM5X-4.1/NOPB	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	R17B	

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

www.ti.com 27-Sep-2024

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated