



# Dual Wide Range Power Monitor

### **FEATURES**

- Rail-to-Rail Input Range: 0V to 100V
- Wide Input Supply Range: 2.7V to 100V
- Measures Current, Voltage, and Power
- Shunt Regulator for Supplies >100V
- 8-/12-Bit ADCs with Less Than ±0.3% Total Unadiusted Error
- Four General Purpose Inputs/Outputs Configurable as ADC Inputs
- Continuous Scan and Snapshot Modes
- Stores Minimum and Maximum Measurements
- Alerts When Alarm Thresholds Exceeded
- Shutdown Mode with I<sub>Q</sub> < 50µA</p>
- Split SDA Pin Eases Opto-Isolation
- Available in 16-Lead 4mm × 3mm DFN and MSOP Packages

### **APPLICATIONS**

- Telecom Infrastructure
- Industrial Equipment
- Automotive
- Computer Systems and Servers

### DESCRIPTION


The LTC®2992 is a rail-to-rail system monitor that measures current, voltage, and power of two supplies. It features an operating range of 2.7V to 100V and includes a shunt regulator for supplies above 100V. The voltage measurement range of 0V to 100V is independent of the input supply. Two ADCs simultaneously measure each supply's current. A third ADC monitors the input voltages and four auxiliary external voltages. Each supply's current and power is added for total system consumption. Minimum and maximum values are stored and an overrange alert with programmable thresholds minimizes the need for software polling. Data is reported via a standard I<sup>2</sup>C interface. Shutdown mode reduces current consumption to 25µA typically.

The LTC2992 I<sup>2</sup>C interface includes separate data input and output pins for use with standard or opto-isolated I<sup>2</sup>C connections. The LTC2992-1 has an inverted data output for use with inverting opto-isolator configurations.


All registered trademarks and trademarks are the property of their respective owners.

## TYPICAL APPLICATION

#### **Dual Wide Range Power Monitor**



#### ADC Error (GPIO)




Rev A

## **ABSOLUTE MAXIMUM RATINGS**

| (Notes 1, 2)   |
|--|
| Supply Voltages  |
| V <sub>DD</sub> –0.3V to 100V  |
| INTV <sub>CC</sub> (Note 3) $-0.3$ V to Lesser of 5.8V, V <sub>DD</sub> + 0.3V |
| Analog Input Voltages  |
| SENSEn <sup>+</sup> , SENSEn <sup>-</sup> –1V to 100V                          |
| SENSEn+ to SENSEn1V to 1V  |
| ADR0, ADR1–0.3V to 7V  |
| GPI01-40.3V to 7V  |
| Digital Input/Output Voltages  |
| SCL, SDAI (Note 4)0.3V to 5.9V   |
| SDAO, <del>SDAO</del> , GPI01-40.3V to 7V                                      |

| Average Pin Currents                       |               |
|--|---------------|
| INTV <sub>CC</sub>                         | 10mA to 35mA  |
| SCL, SDAI                                  | 5mA           |
| SDAO, <del>SDAO</del> , GPIO1-4            | 20mA          |
| <b>Operating Junction Temperature Rang</b> | je            |
| LTC2992C                                   | 0°C to 70°C   |
| LTC2992I                                   | 40°C to 85°C  |
| LTC2992H                                   | 40°C to 125°C |
| Storage Temperature Range                  | 65°C to 150°C |
| Lead Temperature (Soldering, 10sec)        |               |
| MS Package Only                            | 300°C         |
|  |               |

# PIN CONFIGURATION



# ORDER INFORMATION http://www.linear.com/product/LTC2992#orderinfo

| TUBE             | TAPE AND REEL      | PART MARKING* | PACKAGE DESCRIPTION             | TEMPERATURE RANGE |
|------------------|--------------------|---------------|---------------------------------|-------------------|
| LTC2992CDE#PBF   | LTC2992CDE#TRPBF   | 2992          | 16-Lead (4mm × 3mm) Plastic DFN | 0°C to 70°C       |
| LTC2992IDE#PBF   | LTC2992IDE#TRPBF   | 2992          | 16-Lead (4mm × 3mm) Plastic DFN | -40°C to 85°C     |
| LTC2992HDE#PBF   | LTC2992HDE#TRPBF   | 2992          | 16-Lead (4mm × 3mm) Plastic DFN | -40°C to 125°C    |
| LTC2992CDE-1#PBF | LTC2992CDE-1#TRPBF | 29921         | 16-Lead (4mm × 3mm) Plastic DFN | 0°C to 70°C       |
| LTC2992IDE-1#PBF | LTC2992IDE-1#TRPBF | 29921         | 16-Lead (4mm × 3mm) Plastic DFN | -40°C to 85°C     |
| LTC2992HDE-1#PBF | LTC2992HDE-1#TRPBF | 29921         | 16-Lead (4mm × 3mm) Plastic DFN | -40°C to 125°C    |
| LTC2992CMS#PBF   | LTC2992CMS#TRPBF   | 2992          | 16-Lead Plastic MSOP            | 0°C to 70°C       |
| LTC2992IMS#PBF   | LTC2992IMS#TRPBF   | 2992          | 16-Lead Plastic MSOP            | -40°C to 85°C     |
| LTC2992HMS#PBF   | LTC2992HMS#TRPBF   | 2992          | 16-Lead Plastic MSOP            | -40°C to 125°C    |
| LTC2992CMS-1#PBF | LTC2992CMS-1#TRPBF | 29921         | 16-Lead Plastic MSOP            | 0°C to 70°C       |
| LTC2992IMS-1#PBF | LTC2992IMS-1#TRPBF | 29921         | 16-Lead Plastic MSOP            | -40°C to 85°C     |
| LTC2992HMS-1#PBF | LTC2992HMS-1#TRPBF | 29921         | 16-Lead Plastic MSOP            | -40°C to 125°C    |

Consult ADI Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

# **ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{DD}$ is from 3V to 100V unless otherwise noted. (Note 2)

| SYMBOL PARAMETER         |   | CONDITIONS   | MIN | TYP | MAX       | UNITS     |          |
|--------------------------|---|--|-----|-----|-----------|-----------|----------|
| Supplies                 |   |  |     |     |           |           |          |
| $\overline{V_{DD}}$      | V <sub>DD</sub> Input Supply Voltage                |  | •   | 3   |           | 100       | V        |
| V <sub>CC</sub>          | INTV <sub>CC</sub> Input Supply Voltage             |  | •   | 2.7 |           | 5.8       | V        |
| I <sub>DD</sub>          | V <sub>DD</sub> Supply Current                      | V <sub>DD</sub> = 48V, INTV <sub>CC</sub> Open<br>Shutdown       | •   |     | 1.2<br>25 | 1.6<br>50 | mA<br>μA |
| I <sub>CC</sub>          | INTV <sub>CC</sub> Supply Current                   | INTV <sub>CC</sub> = V <sub>DD</sub> = 5V<br>Shutdown            | •   |     | 1.0<br>25 | 1.4<br>50 | mA<br>μA |
| V <sub>CC(LDO)</sub>     | INTV <sub>CC</sub> Linear Regulator Voltage         | 8V < V <sub>DD</sub> < 100V<br>I <sub>LOAD</sub> = 0mA           | •   | 4.6 | 5         | 5.4       | V        |
| $\Delta V_{CC(LDO)}$     | INTV <sub>CC</sub> Linear Regulator Load Regulation | 8V < V <sub>DD</sub> < 100V<br>I <sub>LOAD</sub> = 0mA to 10mA   | •   |     | 100       | 250       | mV       |
| $\overline{V_{CCZ}}$     | Shunt Regulator Voltage at INTV <sub>CC</sub>       | V <sub>DD</sub> = 48V, I <sub>CC</sub> = 1.5mA                   | •   | 5.8 | 6.2       | 6.7       | V        |
| $\Delta V_{CCZ}$         | Shunt Regulator Load Regulation                     | $V_{DD} = 48V$ , $I_{CC} = 1.5$ mA to 35mA                       | •   |     |           | 250       | mV       |
| V <sub>CC(UVL)</sub>     | INTV <sub>CC</sub> Supply Undervoltage Lockout      | $INTV_{CC}$ Rising, $V_{DD} = INTV_{CC}$                         | •   | 2.2 | 2.5       | 2.69      | V        |
| $V_{\rm DD(UVL)}$        | V <sub>DD</sub> Supply Undervoltage Lockout         | V <sub>DD</sub> Rising, INTV <sub>CC</sub> Open                  | •   | 2.4 | 2.7       | 3         | V        |
| V <sub>CCI2C(RST)</sub>  | INTV <sub>CC</sub> I <sup>2</sup> C Logic Reset     | INTV <sub>CC</sub> Falling, V <sub>DD</sub> = INTV <sub>CC</sub> | •   | 1.7 | 2.1       |           | V        |
| V <sub>DDI2C(RST)</sub>  | V <sub>DD</sub> I <sup>2</sup> C Logic Reset        | V <sub>DD</sub> Falling, INTV <sub>CC</sub> Open                 | •   | 1.7 | 2.1       |           | V        |
| SENSE Inputs             |   |  |     |     |           |           |          |
| I <sub>SENSE</sub> +(HI) | 48V SENSE+ Input Current                            | SENSE+, SENSE-, V <sub>DD</sub> = 48V<br>Shutdown                | •   |     | 120       | 170<br>2  | μA<br>μA |
| I <sub>SENSE</sub> -(HI) | 48V SENSE <sup>-</sup> Input Current                | SENSE+, SENSE-, V <sub>DD</sub> = 48V<br>Shutdown                | •   |     |           | 20<br>1   | μA<br>μA |

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ . $V_{DD}$ is from 3V to 100V unless otherwise noted. (Note 2)

| SYMBOL                       | PARAMETER                                      | CONDITIONS  |   | MIN                  | TYP                    | MAX                          | UNITS   |
|------------------------------|--|---|---|----------------------|------------------------|------------------------------|---|
| I <sub>SENSE</sub> +(LO)     | OV SENSE+ Source Current                       | SENSE+, SENSE- = 0V, V <sub>DD</sub> = 48V<br>Shutdown        | • |                      |                        | −10<br>−1                    | μΑ<br>μΑ  |
| I <sub>SENSE</sub> -(LO)     | OV SENSE- Source Current                       | SENSE+, SENSE- = 0V, V <sub>DD</sub> = 48V<br>Shutdown        | • |                      |                        | −5<br>−1                     | μΑ<br>μΑ  |
| ADC                          |  |   |   |                      |                        |                              |   |
| RES                          | Resolution (No Missing Codes)<br>(Note 5)      | NADC[7] = 1<br>NADC[7] = 0                                    | • | 8<br>12              |                        |                              | Bits<br>Bits  |
| V <sub>FS</sub>              | Full-Scale Voltage                             | ΔSENSE (Note 6)<br>SENSE <sup>+</sup><br>GPIO                 | • | 50.9<br>102<br>2.042 | 51.2<br>102.4<br>2.048 | 51.5<br>102.8<br>2.054       | mV<br>V<br>V  |
| LSB                          | LSB Step Size<br>8-Bit Mode                    | ΔSENSE<br>SENSE <sup>+</sup><br>GPIO                          |   |                      | 200<br>400<br>8        |                              | μV<br>mV<br>mV  |
|                              | LSB Step Size<br>12-Bit Mode                   | ΔSENSE<br>SENSE <sup>+</sup><br>GPIO                          |   |                      | 12.5<br>25<br>0.5      |                              | μV<br>mV<br>mV  |
| TUE                          | Total Unadjusted Error (Note 7)<br>8-Bit Mode  | ΔSENSE<br>SENSE <sup>+</sup><br>GPIO                          | • |                      |                        | ±0.8<br>±0.8<br>±0.8         | %<br>%<br>%   |
|                              | Total Unadjusted Error<br>12-Bit Mode          | ΔSENSE<br>SENSE <sup>+</sup><br>GPIO                          | • |                      |                        | ±0.6<br>±0.4<br>±0.3         | %<br>%<br>%   |
| V <sub>0S</sub>              | Offset Error<br>8-Bit Mode                     | ΔSENSE, SENSE <sup>+</sup> , GPIO                             | • |                      |                        | ±1                           | LSB   |
|                              | Offset Error<br>12-Bit Mode                    | ΔSENSE (C-, I-Grade) ΔSENSE (H-Grade) SENSE <sup>+</sup> GPIO | • |                      |                        | ±2.1<br>±3.1<br>±1.5<br>±1.1 | LSB<br>LSB<br>LSB<br>LSB                                    |
| INL                          | Integral Nonlinearity<br>8-Bit Mode            | ΔSENSE, SENSE <sup>+</sup> , GPIO                             | • |                      |                        | ±1                           | LSB   |
|                              | Integral Nonlinearity<br>12-Bit Mode           | ΔSENSE<br>SENSE+, GPIO  | • |                      |                        | ±3.5<br>±2                   | LSB<br>LSB  |
| $\sigma_{T}$                 | Transition Noise                               | ΔSENSE<br>SENSE <sup>+</sup><br>GPIO                          |   |                      | 0.5<br>0.3<br>5        |                              | μV <sub>RMS</sub><br>mV <sub>RMS</sub><br>μV <sub>RMS</sub> |
| t <sub>CONV</sub>            | Conversion Time (Snapshot Mode)<br>8-Bit Mode  | ΔSENSE<br>SENSE <sup>+</sup> , GPIO                           | • | 3.9<br>0.97          | 4.1<br>1.02            | 4.3<br>1.08                  | ms<br>ms  |
|                              | Conversion Time (Snapshot Mode)<br>12-Bit Mode | ΔSENSE<br>SENSE <sup>+</sup> , GPIO                           | • | 62.4<br>15.6         | 65.6<br>16.4           | 68.8<br>17.2                 | ms<br>ms  |
| GPI0                         |  |   |   |                      |                        |                              |   |
| V <sub>GPIO(TH)</sub>        | GPIO Pin Input Threshold                       | V <sub>GPI0</sub> Rising                                      | • | 1.13                 | 1.23                   | 1.33                         | V   |
| V <sub>GPIO(OL)</sub>        | GPIO Pin Output Low Voltage                    | I <sub>GPIO</sub> = 8mA                                       | • |                      | 0.15                   | 0.4                          | V   |
| I <sub>GPIO</sub>            | GPIO Pin Input Current                         | V <sub>DD</sub> = 48V, GPIO = 3V                              | • |                      | 0                      | ±1                           | μА  |
| I <sup>2</sup> C Interface ( | (V <sub>DD</sub> = 48V)                        |   |   |                      |                        | -                            |   |
| V <sub>ADR(H)</sub>          | ADR0, ADR1 Input High Threshold                |   | • | 1.8                  | 2.4                    | 2.7                          | V   |
| V <sub>ADR(L)</sub>          | ADR0, ADR1 Input Low Threshold                 |   | • | 0.3                  | 0.6                    | 0.9                          | V   |
| I <sub>ADR(IN)</sub>         | ADR0, ADR1 Input Current                       | ADR0, ADR1 = 0V, 3V   | • |                      |                        | ±13                          | μA  |
| I <sub>ADR(IN,Z)</sub>       | Allowable Leakage When Open                    |   | • |                      |                        | ±7                           | μA  |

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{DD}$ is from 3V to 100V unless otherwise noted. (Note 2)

| SYMBOL                         | PARAMETER                                  | CONDITIONS  |   | MIN | TYP  | MAX      | UNITS |
|--------------------------------|--|---|---|-----|------|----------|-------|
| V <sub>OD(OL)</sub>            | SDAO, SDAO, Output Low Voltage             | $I_{SDAO}$ , $I_{\overline{SDAO}} = 8mA$          | • |     | 0.15 | 0.4      | V     |
| I <sub>SDA,SCL(IN)</sub>       | SDAI, SDAO, SDAO, SCL Leakage Current      | SDAI, SDAO, $\overline{\text{SDAO}}$ , SCL = 5V   | • |     | 0    | ±1       | μA    |
| V <sub>SDA,SCL(TH)</sub>       | SDAI, SCL Input Threshold                  |   | • | 1.5 | 1.8  | 2.1      | V     |
| V <sub>SDA,SCL(CL)</sub>       | SDAI, SCL Clamp Voltage                    | I <sub>SDAI</sub> , I <sub>SCL</sub> = 0.5mA, 5mA | • | 5.9 |      | 6.9      | V     |
| I <sup>2</sup> C Interface Tir | ning                                       |   |   |     |      |          |       |
| f <sub>SCL(MAX)</sub>          | Maximum SCL Clock Frequency                |   | • | 400 |      |          | kHz   |
| t <sub>LOW</sub>               | SCL Low Period                             |   | • |     | 0.65 | 1.3      | μs    |
| t <sub>HIGH</sub>              | SCL High Period                            |   | • |     | 50   | 600      | ns    |
| t <sub>BUF(MIN)</sub>          | Bus Free Time Between STOP/START Condition |   | • |     | 0.12 | 1.3      | μѕ    |
| t <sub>HD, STA(MIN)</sub>      | Hold Time after (Repeated) START Condition |   | • |     | 140  | 600      | ns    |
| t <sub>SU, STA(MIN)</sub>      | Repeated START Condition Setup Time        |   | • |     | 30   | 600      | ns    |
| t <sub>SU, STO(MIN)</sub>      | STOP Condition Setup Time                  |   | • |     | 30   | 600      | ns    |
| t <sub>HD, DATI(MIN)</sub>     | Data Hold Time Input                       |   | • |     | -100 | 0        | ns    |
| t <sub>HD, DATO(MIN)</sub>     | Data Hold Time Output                      |   | • | 300 | 600  | 900      | ns    |
| t <sub>SU, DAT(MIN)</sub>      | Data Setup Time                            |   | • |     | 30   | 100      | ns    |
| t <sub>SP(MAX)</sub>           | Maximum Suppressed Spike Pulse Width       |   | • | 50  | 110  | 250      | ns    |
| t <sub>RST</sub>               | Stuck Bus Reset Time                       | SCL or SDAI Held Low                              | • | 25  | 33   | <u> </u> | ms    |
| C <sub>X</sub>                 | SCL, SDAI Input Capacitance (Note 5)       |   |   |     | 5    | 10       | pF    |

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** All currents into pins are positive. All voltages are referenced to ground, unless otherwise noted.

**Note 3:** An internal shunt regulator limits the  $INTV_{CC}$  pin to a minimum of 5.8V. Driving this pin to voltages beyond 5.8V may damage the part. This pin can be safely tied to higher voltages through a resistor that limits the current below 35mA.


**Note 4:** Internal clamps limit the SCL and SDAI pins to a minimum of 5.9V. Driving these pins to voltages beyond the clamp may damage the part. The pins can be safely tied to higher voltages through resistors that limit the current below 5mA.


Note 5: Guaranteed by design and not subjected to test.


**Note 6:**  $\Delta$ SENSE is defined as  $V_{SENSE}^+ - V_{SENSE}^-$ 


**Note 7:** TUE is the maximum ADC error for any code expressed as a percentage of full-scale.


# TYPICAL PERFORMANCE CHARACTERISTICS



























Rev A


# TYPICAL PERFORMANCE CHARACTERISTICS


























### TYPICAL PERFORMANCE CHARACTERISTICS







### PIN FUNCTIONS

**ADR1**, **ADR0**:  $I^2C$  Device Address Inputs. Connecting these pins to INTV<sub>CC</sub>, GND or leaving the pins open configures one of nine possible addresses. See Table 3 in Applications Information section for details.

**EXPOSED PAD:** Exposed Pad may be left open or connected to device ground. For best thermal performance, connect to a copper plane with an array of vias.

**GND:** Device Ground.

**GPI01, GPI02:** General Purpose Input/Output (Open Drain). Configurable to general purpose output, logic input, or data converter input. Tie to ground if unused. See Table 18 in Applications Information section for details.

**GPIO3**: General Purpose Input/Output (Open Drain). Configurable to general purpose output, logic input, data converter input or data ready signal (DATAREADY). As DATAREADY, it is latched low or pulses low for 16µs or 128µs when any of the ADC's data becomes available. Tie to ground if unused. See Table 18 in Applications Information section for details.

**GPIO4:** General Purpose Input/Output (Open Drain). Configurable to general purpose output, logic input, data converter input or SMBus alert (ALERT). As ALERT, it is pulled to ground when a fault occurs to alert the host controller. A fault alert is enabled by setting the corresponding bit in the ALERT registers as shown in Tables 7, 11, 13 and 15. Tie to ground if unused. See Tables 18 and 19 in Applications Information section for details.

**INTV**<sub>CC</sub>: Internal Low Voltage Supply Input/Output. This pin is used to power internal circuitry. It can be configured as a direct input for a low voltage supply, as linear regulator from a higher voltage supply connected to  $V_{DD}$ , or as a shunt regulator. Connect this pin directly to a 2.7V to 5.8V supply if available. When INTV<sub>CC</sub> is powered from an external supply, connect the  $V_{DD}$  pin to INTV<sub>CC</sub>. If  $V_{DD}$  is connected to a 8V to 100V supply, INTV<sub>CC</sub> becomes the 5V output of an internal series regulator that can supply up to 10mA to external circuitry. For even higher supply voltages or if a floating topology is desired, INTV<sub>CC</sub> can be used as a 6.2V shunt regulator. Connect the supply to

### PIN FUNCTIONS

INTV<sub>CC</sub> through a resistor or current source that limits the current to less than 35mA. An undervoltage lockout circuit disables the ADC when the voltage at this pin drops below 2.5V. Connect a bypass capacitor of  $0.1\mu F$  or greater from this pin to ground. If an external load is present, for loop stability, use a bypass capacitor of  $1\mu F$  or greater. See Flexible Power Supply section.

**SCL**:  $I^2C$  Bus Clock Input. Data at the SDAI pin is shifted in or out on rising edges of SCL. This pin is driven by an open-collector output from a master controller. An external pull-up resistor or current source is required and can be placed between SCL and  $V_{DD}$  or  $INTV_{CC}$ . The voltage at SCL is internally clamped to 6.3V typically.

**SDAI:**  $I^2C$  Bus Data Input. Used for shifting in address, command or data bits. This pin is driven by an open-collector output from a master controller. An external pull-up resistor or current source is required and can be placed between SDAI and  $V_{DD}$  or INTV<sub>CC</sub>. The voltage at SDAI is internally clamped to 6.3V typically. Tie to SDAO for normal  $I^2C$  operation.

**SDAO (LTC2992 only):** I<sup>2</sup>C Bus Data Output. Open-drain output used for sending data back to the master controller or acknowledging a write operation. An external pull-up resistor or current source is required. Tie to SDAI for normal I<sup>2</sup>C operation.


**SDAO** (LTC2992-1 only): Inverted I<sup>2</sup>C Bus Data Output. Open-drain output used for sending data back to the master controller or acknowledging a write operation. Data is inverted for convenience of opto-isolation. An external pull-up resistor or current source is required. The LTC2992-1 cannot be used in nonisolated I<sup>2</sup>C applications without additional components.

**SENSE1+**, **SENSE2+**: Supply Voltage and Current Sense Input. Used as a voltage supply and current sense input for internal current sense amplifier. The voltage at this pin is monitored by the onboard ADC with a full-scale input range of 102.4V. See Figure 19 for recommended Kelvin connection.


**SENSE1**<sup>-</sup>, **SENSE2**<sup>-</sup>: Current Sense Input. Connect an external sense resistor between SENSE<sup>+</sup> and SENSE<sup>-</sup>. The differential voltage between SENSE<sup>+</sup> and SENSE<sup>-</sup> is monitored by the onboard ADC with a full-scale sense voltage of 51.2mV. Tie both SENSE<sup>-</sup> and SENSE<sup>+</sup> together to a voltage between 0V and 100V if current measurement is unused.

 $\textbf{V}_{\textbf{DD}}$ : High Voltage Supply Input. This pin powers an internal series regulator with input voltages ranging from 3V to 100V and produces 5V at INTV $_{CC}$  when V $_{DD}$  is above 8V. Connect a bypass capacitor of 0.1  $\mu F$  or greater from this pin to ground if external load is present on the INTV $_{CC}$  pin. See Flexible Power Supply section.

# **FUNCTIONAL DIAGRAM**



# TIMING DIAGRAM



## **OPERATION**

The LTC2992 accurately monitors current, voltage and power of two 0V to 100V supplies. An internal linear regulator allows the LTC2992 to operate directly from a 3V to 100V rail, or from an external supply voltage between 2.7V and 5.8V. Quiescent current is less than 1.6mA in normal operation. Enabling shutdown mode via the I<sup>2</sup>C interface reduces the quiescent current to below 50µA.

There are three onboard 8-/12-bit ADCs as shown in the Functional Diagram. Each supply's load current is measured with an external current sense resistor connected between SENSE<sup>+</sup> and SENSE<sup>-</sup>. Internal amplifiers gain up the voltage drop across the sense resistor for monitoring by the IADCs (full-scale 51.2mV). VADC is used for voltage measurements and its input is selectively connected to SENSE1<sup>+</sup>, SENSE2<sup>+</sup> (full-scale 102.4V) or any of the four GPIO pins (full-scale 2.048V). Each conversion takes 33ms for the IADCs and 16ms for the VADC in 12-bit mode. The conversion time can be shortened by a factor of 16 when 8-bit mode is selected.

The ADCs can be configured to run continuously (continuous scan) or on demand (snapshot mode). In continuous scan mode, the VADC measures selected voltages of the six inputs in round robin fashion. See the Applications Information section for more details. Status bits in the ADC STATUS register signal new conversion results from the ADCs have been written into onboard registers.

The GPIO1 to GPIO4 pins are also general purpose inputs or general purpose open-drain outputs. In addition, GPIO3 may be configured as DATAREADY output while GPIO4 is also an SMBus alert (ALERT) output. DATAREADY indicates availability of the most recent conversion results from any of the ADCs while ALERT indicates one or more faults have occurred.

Onboard memory stores the minimum and maximum values for each ADC measurement and calculates power data by digitally multiplying the stored current and voltage data. When the ADC measured value falls outside its programmed window thresholds, a fault event is logged and the ALERT (GPIO4) may optionally pull low. The LTC2992 also calculates the total current and power consumption of the two monitored supplies.

The LTC2992 includes an I<sup>2</sup>C interface to access the onboard data registers and to program the alert threshold, configuration and control registers. Two three-state pins, ADR1 and ADR0, are decoded to allow nine device addresses (see Table 3). The SDA pin is split into SDAI (input) and SDAO (output, LTC2992) or SDAO (output, LTC2992-1) to facilitate opto-isolation. Tie SDAI and SDAO together for normal, nonisolated I<sup>2</sup>C operation.

The LTC2992 offers a compact and complete solution to monitor power from two supply rails in high side and/or low side current sensing applications. With an input common mode range of 0V to 100V and a wide input supply operating voltage range from 2.7V to 100V, this device is ideal for a wide variety of power management applications including automotive, industrial and telecom infrastructure. The basic application circuit shown in Figure 1 provides monitoring of high side currents (5.12A/10.24A full-scale), input voltages (102.4V full-scale) and two external voltages (2.048V full-scale), all using internal 12-bit ADCs.

#### **Data Converters**

The LTC2992 features three  $\Delta\Sigma$  A/D converters (ADC) that can be configured to 8- or 12-bit. The  $\Delta\Sigma$  architecture inherently averages input signals and noise during the measurement period. Two ADCs (IADC1 and IADC2) monitor the differential voltages between SENSE+ and SENSE<sup>-</sup>( $\Delta$ SENSE) with 51.2mV full-scale to allow accurate measurement of load currents across low value shunt resistors. The third ADC (VADC) monitors two SENSE+ and four GPIO pins with full-scale of 102.4V for SENSE+ and 2.048V for GPIO.

The supply voltage data are derived from SENSE1<sup>+</sup> and SENSE2<sup>+</sup> or GPIO1 and GPIO2 depending on the external application circuit. SENSE1<sup>+</sup> and SENSE2<sup>+</sup> are selected by default as these are normally connected to the supply voltages. In negative supply voltage systems, the supply voltages can be measured through external resistive divid-

ers connected to the GPIO1 and GPIO2 pins. See Flexible Power Supply section for details.

The operation and conversion sequence of the ADCs, multiplier operand and VADC input selections are controlled by the settings in the CTRLA register as shown in Table 1.

The timing sequence for some of these configurations are shown in Figure 2 (2a to 2f). The timing diagram shown in Figure 2a illustrates the conversion sequence in the default configuration (CTRLA[7:0]=0x00). Upon power-up ( $t_1$ ), the IADCs will always measure their corresponding current sense amplifier's offset (calibration) and then the load current ( $\Delta$ SENSE1/2). Meanwhile, VADC begins measurement of SENSE1+, SENSE2+, GPI01, GPI02, GPI03 and GPI04 successively.

At  $t_3$  a new IADC conversion begins. To generate power, the most recent voltage data (S1 at  $t_2$ , S2 at  $t_3$ ) from VADC is stored in a latch as an operand to the adder as shown in Figure 3. IMOD1 represents IADC1's modulator which converts the load current into a 1-bit data stream. Each 1 in the bitstream adds to the accumulators the voltage data such that they contain the power values I1  $\times$  S1 and I2  $\times$  S2 at the end of the IADC conversions at  $t_5$ . Voltage latch content is then updated to the corresponding data registers. I1 is added to I2 to generate total current and P1 is added to P2 to generate total power. In the summing process, the least significant bit of the results are truncated. Consequently, the summing results need to be shifted one bit to the left to restore the correct quantity. Note that the




Figure 1. Dual High Side Power Monitor

Rev A

calculated LSB (see Design Example section) for current and power of both supplies have to match. Otherwise, external  $\mu P$  can be used to first compute physical amount of current and power for each supply and then perform the summing.

The LTC2992 measures the current sense amplifier's input offset to calibrate subsequent IADC measurements. During offset measurement, IADC cannot capture load current information. By default, such calibration is done for every IADC conversion as shown in Figure 2a. In most applications, the calibration frequency can be reduced by writing to CTRLA register with its CTRLA[7] bit set to 1. A one-off calibration is then performed immediately after the I<sup>2</sup>C write operation as shown in Figure 2b.


VADC by default monitors six input voltages sequentially as shown in Figure 2a with an update rate of 10Hz for each

input. Therefore, input signals such as supply rail voltages with average value that varies at less than 5Hz can be accurately monitored. Otherwise, the input update rate can be increased by reducing the number of inputs monitored via CTRLA[4:3]. Figure 2c shows only the SENSE<sup>+</sup> pins being monitored in continuous scan mode with an effective update rate of 30Hz. The remaining inputs may be monitored by switching to snapshot mode when needed.

A snapshot mode is available to make on-demand measurement of a single selected voltage without power data update (SENSE1<sup>+</sup>, SENSE2<sup>+</sup>, GPIO1, GPIO2, GPIO3 or GPIO4) or two selected voltages (either SENSE1<sup>+</sup> and SENSE2<sup>+</sup>, or GPIO1 and GPIO2). To make a snapshot measurement, write the 3-bit code of the desired voltage input to CTRLA[2:0] and O1 to CTRLA[6:5]. After completion of the conversion, the ADCs will halt and the corresponding


Table 1. ADC Configuration Via CTRLA Register

| BIT        | NAME                        | OPERATION   |   |                               |                               |  |  |  |  |  |
|------------|-----------------------------|---|---|-------------------------------|-------------------------------|--|--|--|--|--|
| CTRLA[7]   | Offset Calibration          | [1] = Calibrate on Demand   | t Calibration for Current Measurements<br>Calibrate on Demand<br>Every Conversion (Default) |                               |                               |  |  |  |  |  |
| CTRLA[6:5] | Measurement<br>Mode         | one conversion. P1 = SENSE1* × ΔSEN: [01] = Snapshot Mode Snapshot Initializes Co VADC Converts the Cha [00] = Continuous Scan Mo | SE1; P2 = SENSE2+ × ΔSEN<br>nversion on All 3 ADCs Sim<br>annel(s) per CTRLA[2:0]           | NSE2<br>nultaneously.         | d stops. The IADCs stop after |  |  |  |  |  |
| CTRLA[4:3] | Voltage Selection           | CTRLA[4:3]  | VADC  | P1                            | P2                            |  |  |  |  |  |
|            | for Continuous<br>Scan Mode | 11  | GPI01, GPI02,<br>GPI03, GPI04   | GPI01 × ΔSENSE1               | GPI02 × ΔSENSE2               |  |  |  |  |  |
|            |                             | 10  | GPI01, GPI02  | GPI01 × ΔSENSE1               | GPIO2 × ΔSENSE2               |  |  |  |  |  |
|            |                             | 01  | SENSE1+, SENSE2+  | SENSE1 <sup>+</sup> × ΔSENSE1 | SENSE2+ × ΔSENSE2             |  |  |  |  |  |
|            |                             | 00 (Default)  | SENSE1+, SENSE2+,<br>GPI01, GPI02,<br>GPI03, GPI04  | SENSE1+ × ΔSENSE1             | SENSE2+ × ΔSENSE2             |  |  |  |  |  |
| CTRLA[2:0] | Voltage Selection           | CTRLA[2:0]  | VADC  | P1                            | P2                            |  |  |  |  |  |
|            | for Snapshot<br>Mode        | 111   | GPI01, GPI02  | GPI01 × ΔSENSE1               | GPI02 × ΔSENSE2               |  |  |  |  |  |
|            | Wode                        | 110   | SENSE1+, SENSE2+  | SENSE1+ × ΔSENSE1             | SENSE2+ × ΔSENSE2             |  |  |  |  |  |
|            |                             | 101   | GPI04   | ΔSENSE1/2 without P1/F        | <sup>2</sup> 2 updates        |  |  |  |  |  |
|            |                             | 100   | GPI03   |                               |                               |  |  |  |  |  |
|            |                             | 011   | GPI02   |                               |                               |  |  |  |  |  |
|            |                             | 010   | GPI01   |                               |                               |  |  |  |  |  |
|            |                             | 001   | SENSE2+   |                               |                               |  |  |  |  |  |
|            |                             | 000 (Default)   | SENSE1+   | 7                             |                               |  |  |  |  |  |




(2a) Continuous Scan Mode with Calibration Every Cycle (Default) \$1, \$2, G1, G2, G3, G4: SENSE1+, SENSE2+, GPIO1, GPIO2, GPIO3, and GPIO4 **CAL: Calibration of Current Sense Amplifier** 

I1, I2: ΔSENSE1, ΔSENSE2 P1, P2: POWER1, POWER2



(2b) Continuous Scan Mode with On-Demand Calibration. CTRLA[7:0] = 0x80



(2c) Continuous Scan Mode with On-Demand Calibration. CTRLA[7:0] = 0x88

G2


WRITE 0x27 TO

CTRLA REGISTER

G1

CAL

CAL



IDLE

IDLE

(2e) Snapshot Mode for Two Voltages. CTRLA[7:0] = 0x27

I1 AND P1

12 AND P2

IDLE

**IDLE** 

IDLE

(2f) Single Cycle Mode. CTRLA[7:0] = 0x40

Figure 2

VADC

IADC1

IADC2




Figure 3. POWER1 Generator Blocks

bits in ADC STATUS register (Table 10) are set to indicate the availability of new data. An alert may be generated at the end of a snapshot conversion by setting bit AL4[7:6] in the ALERT4 register (Table 15). To make another snapshot measurement, rewrite the CTRLA register. Figure 2d shows a snapshot operation of SENSE1+ with no updates to power data since only single voltage is selected while Figure 2e shows combo snapshot operation of GPIO1 and GPIO2 with new power data.

A single cycle mode allows all six voltages to be measured once with a single  $I^2C$  command. To initiate such mode, write 10 to CTRLA[6:5] as shown in Figure 2f. SENSE1<sup>+</sup>, SENSE2<sup>+</sup> are updated together with current and power values at  $t_5$ . At  $t_7$  the conversions are done and the ADCs are halted.


If there is an extended period of I<sup>2</sup>C communication between the LTC2992 and the controller, some of the ADC result may be lost. This is because during the I<sup>2</sup>C communication, the ADCs are prevented from updating the internal registers to avoid corrupting the data. This problem can be overcome by breaking the I<sup>2</sup>C communication into blocks of less than one conversion period (16.4ms for 12-bit mode and 1ms for 8-bit mode).

### Flexible Power Supply


The LTC2992 can be externally configured to derive power from a wide range of supplies. The LTC2992 includes an onboard linear regulator to power the low voltage internal circuitry connected to the  $INTV_{CC}$  pin from high  $V_{DD}$  voltages. The linear regulator operates with  $V_{DD}$  voltages from 3V to 100V, and a shunt regulator is available for voltages above 100V. The linear regulator produces a 5V output capable of supplying 10mA at the  $INTV_{CC}$  pin when  $V_{DD}$  is greater than 8V. The regulator is disabled when the

junction temperature rises above 150°C, and the output is protected against accidental shorts. Bypass capacitors of  $0.1\mu F$ , or greater, at both the  $V_{DD}$  and INTV<sub>CC</sub> pins are recommended for optimal transient performance. Note that operation with high  $V_{DD}$  voltages can result in significant power dissipation, and care is required to ensure that the maximum operating junction temperature stays below 125°C. For improved thermal resistance, use the DFN package and solder the exposed pad to a large copper region on the PCB.


Figure 4a shows the LTC2992 being used to monitor input supplies that range from 4V to 100V. No separate supply is needed since  $V_{DD}$  can be connected to either of the input supplies. To prevent loss of operation from either supply's failure,  $V_{DD}$  is connected to  $V_{IN1}$  and  $V_{IN2}$  via diodes. If the LTC2992 is used to monitor input supplies of 0V to 100V, it can derive power from a wide range separate supply connected to the  $V_{DD}$  pin as shown in Figure 4b. The



(4a) Derives Power from the Supplies Being Monitored




(4b) Derives Power from a Separate Wide Range Supply



(4c) Derives Power from a Separate Low Voltage Supply


SENSE<sup>+/-</sup> pins can be biased independently of the part's supply voltage. Alternatively, if a low voltage supply is present it can be connected to the INTV<sub>CC</sub> pin, as shown in Figure 4c, to minimize on-chip power dissipation. When INTV<sub>CC</sub> is powered from a separate supply, connect V<sub>DD</sub> to INTV<sub>CC</sub>.




(5a) Derives Power Through a Low Side Shunt Regulator in a High Side Current Sense Topology

Figure 5a shows a high side rail-to-rail power monitor which derives power from a separate supply greater than 100V. The voltage at INTV<sub>CC</sub> is clamped at 6.3V above ground in a low side shunt regulator configuration to power the part.

In dual feed, low side power monitor applications, the device ground and the current sense inputs are connected to the diode-ORed output of the input supplies' negative terminal as shown in Figure 5b. Note that the SENSE<sup>-</sup> pins operate at a voltage more negative than the device ground. It is highly recommended that the SENSE<sup>+</sup> pins be operating at as close to device ground potential as possible so that at full-scale the SENSE<sup>-</sup> pins are limited to 80mV below device ground for accurate measurements. A recommended layout for Figure 5b's SENSE pins connection is shown in Figure 5c. Layout the common connection



(5b) Derives Power from the Supply Monitored in a Low Side Current Sense Topology



(5c) Recommended Layout for Figure 5b's SENSE Pins Connection

 $(V_{OUT})$  close to the SENSE<sup>+</sup> terminal of the sense resistors with a wide track to prevent excessive potential difference between the SENSE<sup>+</sup> pins when load current is supplied entirely by  $V_{IN1}$  or  $V_{IN2}$ .

### **Supply Undervoltage Lockout**

During power-up, the internal I $^2$ C logic and the ADCs are enabled when either  $V_{DD}$  or INTV $_{CC}$  rises above its under-voltage lockout threshold (2.7V for  $V_{DD}$  and 2.5V for INTV $_{CC}$  typically). During power-down, the ADCs are disabled when  $V_{DD}$  and INTV $_{CC}$  fall below their respective

Rev A

undervoltage lockout thresholds. If  $V_{DD}$  or INTV $_{CC}$  remains above their typical 2.1V I $^2$ C reset threshold, the internal I $^2$ C logic retains the state before power-down. If  $V_{DD}$  or INTV $_{CC}$  is then increased as in a normal power-up, the ADCs will run according to CTRLA register's setting at that point in time. The internal I $^2$ C logic is reset when  $V_{DD}$  and INTV $_{CC}$  fall below their respective I $^2$ C reset thresholds.

#### Shutdown Mode

The LTC2992 includes a low quiescent current shutdown mode, controlled by bits CTRLA[6:5] in the CTRLA register (Table 1). Setting CTRLA[6:5]=11 puts the part in shutdown mode, powering down the ADC, internal reference and onboard linear regulator. The internal I<sup>2</sup>C bus remains active, and although the ADR1 and ADR0 pins are disabled, the device will retain the most recently programmed I<sup>2</sup>C bus address. All onboard registers retain their contents and can be accessed through the I<sup>2</sup>C interface. To re-enable ADC conversions, reset bit CTRLA[6:5] in the CTRLA register. The analog circuitry will power up and all registers will retain their contents.

The onboard linear regulator is disabled in shutdown mode to conserve power. If the onboard linear regulator is used to power external I<sup>2</sup>C bus related circuitry such as optocouplers or pull-ups, I<sup>2</sup>C communication will be lost when the part is shut down. The LTC2992 would then have to be reset by cycling its power to come out of shutdown. If low  $I_0$  mode is not required, ensure 11 cannot be written to CTRLA[6:5] in the CTRLA register during software development. It is recommended that external regulators be used in such applications if powering down the LTC2992 is desirable. As an added layer of protection against this scenario, bit CTRLB[4] in the CTRLB register can be set during system configuration to enable the LTC2992 to automatically exit shutdown mode when the I<sup>2</sup>C lines are low for more than 33ms (which can be a result of accidental shutdown of the LTC2992's linear regulator powering the  $I^2C$ ). The user can elect to be alerted of this event by setting bit AL4[4] in the ALERT4 register (Table 15). Quiescent current drops below 50µA in shutdown mode with the internal regulator disabled.

#### **Configuring the GPIO Pins**

The LTC2992 has four GPIO pins configurable through the GPIO IO CONTROL register (Table 18) to be used as general purpose input/output pins. By configuring the CTRLA register, the voltage at the four GPIO pins can be measured by the VADC. GPIO1 through GPIO4 have comparators monitoring the voltage on these pins with a threshold of 1.23V typically, the results of which may be read from bits GS[3:0] in the GPIO STATUS register, as shown in Table 17. An alert may be generated, when GPIO1, GPIO2 or GPIO3 cross the comparator threshold voltage (1.23V typical), by setting bits AL4[3:1], respectively, in the ALERT4 register.

GPIO1, GPIO2, GPIO3 and GPIO4 can be pulled low as general purpose outputs, which are otherwise high impedance. GPIO3 can also be used as a data ready output (DATAREADY) to indicate new data from any of the three ADCs by configuring GIO[5:4] in the GPIO IO CONTROL register. The output can be in the form of a low pulse with duration of 16μs or 128μs or a latched low state. The ADC STATUS register (Table 10) indicates which of the monitored voltages has been recently updated. This register is cleared-on-read, which will also release the GPIO3 from its latched low state.

GPIO4 is by default an SMBus alert (ALERT) output that pulls low when an alert event is present. To pull GPIO4 (ALERT) low in the absence of an alert event, set GC[7] of the GPIO4 CONTROL register (Table 19). Clearing this bit will release the GPIO4 (ALERT). GC[7] is set whenever an alert event occurs. Setting GC[6] will similarly pull GPIO4 low.

### I<sup>2</sup>C Reset

To avoid the need of power-cycling the part for a reset, LTC2992 features a software reset which is enabled by setting CTRLB[0] of CTRLB register (Table 6). This bit is self-cleared. All internal registers except the present value data registers are reset to their default states. The ADCs will sample continuously after reset without any reconfiguration since this is the default behavior.

### **Storing Minimum and Maximum Values**

The LTC2992 compares each measurement including the calculated power with the stored values in the respective MIN and MAX registers for each parameter (Table 4). If the new conversion is beyond the stored minimum or maximum values, the MIN or MAX registers are updated with the new values. The MIN and MAX registers are refreshed only when ADCs update the internal registers. Writing via I<sup>2</sup>C to the ADC registers does not affect the MIN and MAX registers. To initiate a new peak hold cycle for all measurements, set CTRLB[3] of CTRLB register (Table 6). This bit is self-cleared. For new peak hold cycle of selective measurement, write all 1's to its MIN register and all 0's to its MAX register via the I<sup>2</sup>C bus. These registers will be updated when the next respective ADC conversion is done.

The LTC2992 also includes MIN and MAX threshold registers (Table 4) for the measured parameters including the calculated power. At power-up or reset by  $I^2C$  command, the MAX threshold registers are set to all 1's, and MIN threshold registers are set to all 0's, effectively disabling them. The MIN and MAX threshold registers can be reprogrammed to any desired value via the  $I^2C$  bus.

#### **Fault Alert and Resetting Faults**

As soon as a measured quantity falls below the minimum threshold or exceeds the maximum threshold, the LTC2992 sets the corresponding flag in the FAULT1 (Table 8), FAULT2 (Table 12) and FAULT3 registers (Table 14). Other events such as GPIO state change have their present status in the GPIO STATUS (Table 17) register and any fault is latched in the FAULT4 (Table 16) register. The GPIO4 pin is pulled low if the appropriate bit in the ALERT1 (Table 7), ALERT2 (Table 11), ALERT3 (Table 13) and ALERT4 (Table 15) registers is set when the fault occurs. More details on the alert behavior can be found in the Alert Response Protocol section.

An active fault indication can be reset by writing zeros to the corresponding FAULT register bits or setting bit CTRLB[5] in the CTRLB register. If bit CTRLB[5] is set, reading the fault register will cause the corresponding register to reset. All FAULT register bits are also cleared

if the  $V_{DD}$  and  $INTV_{CC}$  fall below their respective  $I^2C$  logic reset threshold.

### **ADC Resolution and Conversion Rate**

The resolution of the ADCs can be configured to 8-bit by setting bit NADC[7] of NADC register (Table 9) through an I<sup>2</sup>C write command to speed up ADC conversions.

**Table 2. ADC Resolution and Conversion Rate** 

| RESOLUTION      |              | 12-BIT | 8-BIT  |
|-----------------|--------------|--------|--------|
| NADC[7]         |              | 0      | 1      |
| Conversion Time | SENSE+, GPIO | 16.4ms | 1.02ms |
|                 | ΔSENSE*      | 65.6ms | 4.1ms  |
| LSB Step Size   | SENSE+       | 25mV   | 400mV  |
|                 | GPI0         | 0.5mV  | 8mV    |
|                 | ΔSENSE       | 12.5µV | 200μV  |

<sup>\*</sup>Snapshot mode

If the resolution is changed while an ADC conversion is in progress, that conversion will be aborted. In continuous scan mode, a new conversion of the same quantity will be started with the new resolution and continues in the original sequence. Otherwise, a new snapshot of one, two or multiple quantities (single cycle) will take place. Resetting the peak hold registers by setting CTRLB[3] in the CTRLB register via I<sup>2</sup>C bus prior to changing the ADC resolution is recommended to ensure integrity of the peak hold values.

The data format in 8-bit mode for voltage/current is left justified by four bits and power is left justified by eight bits with respect to the 12-bit's format as shown in Figure 6.

| POWER REGISTER VALUE |       |       |       |      |      |      |  |  |  |  |
|----------------------|-------|-------|-------|------|------|------|--|--|--|--|
| MODE                 |       |       | В     | IT   |      |      |  |  |  |  |
|                      | 23:20 | 19:16 | 15:12 | 11:8 | 7:4  | 3:0  |  |  |  |  |
| 12-bit               | Data  | Data  | Data  | Data | Data | Data |  |  |  |  |
| 8-bit                | Data  | Data  | Data  | Data | 0x0  | 0x0  |  |  |  |  |

| VOLTAGE/CURRENT REGISTER VALUE |       |      |      |     |  |  |  |  |  |
|--------------------------------|-------|------|------|-----|--|--|--|--|--|
| MODE BIT                       |       |      |      |     |  |  |  |  |  |
|                                | 15:12 | 11:8 | 7:4  | 3:0 |  |  |  |  |  |
| 12-bit                         | Data  | Data | Data | 0x0 |  |  |  |  |  |
| 8-bit                          | Data  | Data | 0x0  | 0x0 |  |  |  |  |  |

Figure 6. Data Format in 12-Bit and 8-Bit Mode

### **ADC Status and Data Ready Signal**

ADC STATUS register (Table 10) indicates availability of new measurement results in the internal registers and is reset after it is read via  $I^2C$  bus. Details on configuring GPIO3 as  $\overline{DATAREADY}$  can be found in Configuring the GPIO Pins section. To illustrate the behavior of  $\overline{DATAREADY}$  as new data becomes available, an example in which the ADCs are continuously converting is shown in Figure 7. GPIO3 is initially configured to output a 16µs low pulse with new data as is seen at  $t_4$  and  $t_5$ . As S1 and S2 data are updated together with I1 and I2 at  $t_5$ , no GPIO3 pulse is seen at  $t_2$  and  $t_3$ . GPIO3 is then reconfigured to latch low with new data—this happens at  $t_6$ . GPIO3 is released from its latched state when an  $I^2C$  read command to ADC STATUS register is done.

#### **Crosstalk Mitigation**

The GPIO pins are general purpose pins that can be used to monitor digital or analog signals. Even with an averaging architecture of the  $\Delta\Sigma$  ADCs, crosstalk may still be problematic if an application requires monitoring of precision analog signals and noisy digital signals with the GPIO pins.

To preserve measurement accuracy of the analog signals, a few measures can be taken:

1. Physically separate the clean and noisy signals. For example, the clean signal may be monitored with GPIO1/3 while the noisy signal is monitored with GPIO2/4 on the other side of the part.

- 2. If adjacent GPIO pins have to be used, then decouple the analog signal to device ground near the GPIO pin with an external capacitor. Typically, a capacitance of 0.1µF should suffice.
- 3. Shield the sensitive signal with ground.
- 4. In a multi-layer PCB, the sensitive signal should be routed mostly sandwiched between two ground layers and exit next to the part for connection to the pin.

A layout example is given in Layout Considerations section for two-layered board design.

#### I<sup>2</sup>C Interface

The LTC2992 includes an  $I^2$ C/SMBus-compatible interface to provide access to the onboard registers. Figure 8 shows a general data transfer format using the  $I^2$ C bus.

The LTC2992 is a read/write slave device and supports the SMBus read byte, write byte, read word and write word protocols. The LTC2992 also supports extended read and write commands that allow reading or writing more than two bytes of data. When using the read/write word or extended read and write commands, the bus master issues an initial register address and the internal register address pointer automatically increments by 1 after each byte of data is read or written. After the register address reaches 0x97, it will roll over to 0x00 and continue incrementing. A STOP condition resets the register address pointer to 0x00. The data formats for the above commands are shown in Figure 8 through Figure 14. Note that only




Figure 7. Configuring GPIO3 as DATAREADY

the read byte command is available to the 0xE7 and 0xE8 (MFR\_SPECIAL\_ID) registers (Table 4).

### I<sup>2</sup>C Device Addressing

Nine distinct  $I^2C$  bus addresses are configurable using the three-state pins ADR0 and ADR1, as shown in Table 3. ADR0 and ADR1 should be tied to  $INTV_{CC}$ , to GND, or left floating (NC) to configure the lower four address bits. During low power shutdown, the address select state is latched into memory powered from standby supply. Address bits a6, a5 and a4 are permanently set to 110 and the least significant bit is the  $R/\overline{W}$  bit. In addition, all LTC2992 devices will respond to a common mass write address (1100110)b; this allows the bus master to write

to several LTC2992s simultaneously, regardless of their individual address settings. The LTC2992 will also respond to the standard SMBus ARA address (0001100)b if the GPIO4 (ALERT) pin is asserted. See the Alert Response Protocol section for more details. The LTC2992 will not respond to the ARA address if no alerts are pending.

### **Start and Stop Conditions**

When the I<sup>2</sup>C bus is idle, both SCL and SDA are in the high state. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL stays high. When the master has finished communicating with the slave, it issues a STOP




Figure 8. General Data Transfer Over I<sup>2</sup>C

| _ | 7.22200            |     |     | • |          |   |       |   |      |           |                                      |
|---|--------------------|-----|-----|---|----------|---|-------|---|------|-----------|--------------------------------------|
|   | 1 1 0 a3:a0 0 0 b7 |     |     |   | b0       | 0 | b7:b0 | 0 |      | 2992 FN9  |                                      |
|   | FROM MAST          | ER  | T0  | SLAVE                                   | A: ACKN  |   |       |   | ,    | - 2002100 | W: WRITE BIT (LOW)                   |
|   | FROM SLAV          | E T | 0 N | IASTER                                  | Ā: NOT A |   |       |   | E (H | HIGH)     | S: START CONDITION P: STOP CONDITION |

A DATA A P

Figure 9. Serial Bus SDA Write Byte Protocol

COMMAND

| S | ADDRESS     | W | A | COMMAND | Α | DATA  | A | DATA  | A   | Р     |
|---|-------------|---|---|---------|---|-------|---|-------|-----|-------|
|   | 1 1 0 a3:a0 | 0 | 0 | b7:b0   | 0 | b7:b0 | 0 | b7:b0 | 0   |       |
|   |             |   |   |         |   |       |   |       | 299 | 2 F10 |

Figure 10. Serial Bus SDA Write Word Protocol

| S | ADDRESS     | W | Α | COMMAND | Α | DATA  | A | DATA  | Α | <br>DATA  | Α   | Р      |
|---|-------------|---|---|---------|---|-------|---|-------|---|-----------|-----|--------|
|   | 1 1 0 a3:a0 | 0 | 0 | b7:b0   | 0 | b7:b0 | 0 | b7:b0 | 0 | <br>b7:b0 | 0   |        |
|   |             |   |   |         |   |       |   |       |   |           | 299 | 12 F11 |

| Figure 11. Sc | erial Bus SDA | Write Page | Protocol |
|---------------|---------------|------------|----------|
|---------------|---------------|------------|----------|

| S | ADDRESS     | W | A | COMMAND | A | S | ADDRESS     | R | A | DATA  | Ā | P |
|---|-------------|---|---|---------|---|---|-------------|---|---|-------|---|---|
|   | 1 1 0 a3:a0 | 0 | 0 | b7:b0   | 0 |   | 1 1 0 a3:a0 | 1 | 0 | b7:b0 | 1 |   |
|   |             |   |   |         |   |   |             |   |   |       |   |   |

Figure 12. Serial Bus SDA Read Byte Protocol

| S | ADDRESS     | W | Α | COMMAND | Α | S | ADDRESS     | R | Α | DATA  | Α | DATA  | Ā | Р |
|---|-------------|---|---|---------|---|---|-------------|---|---|-------|---|-------|---|---|
|   | 1 1 0 a3:a0 | 0 | 0 | b7:b0   | 0 |   | 1 1 0 a3:a0 | 1 | 0 | b7:b0 | 0 | b7:b0 | 1 |   |

Figure 13. Serial Bus SDA Read Word Protocol

| S | ADDRESS     | W | Α | COMMAND | Α | S | ADDRESS     | R | Α | DATA  | Α | DATA  | <br>DATA  | Ā | P |
|---|-------------|---|---|---------|---|---|-------------|---|---|-------|---|-------|-----------|---|---|
|   | 1 1 0 a3:a0 | 0 | 0 | b7:b0   | 0 |   | 1 1 0 a3:a0 | 1 | 0 | b7:b0 | 0 | b7:b0 | <br>b7:b0 | 1 |   |

Figure 14. Serial Bus SDA Read Page Protocol

Rev A

S ADDRESS W A

condition by transitioning SDA from low to high while SCL stays high. The bus is then free for another transmission.

#### Stuck-Bus Reset

The LTC2992 I<sup>2</sup>C interface features a stuck-bus reset timer to prevent it from holding the bus lines low indefinitely if the SCL signal is interrupted during a transfer. The timer starts when either SCL or SDAI is low, and resets when both SCL and SDAI are pulled high. If either SCL or SDAI are low for over 33ms, the stuck-bus timer will expire, and the internal I<sup>2</sup>C interface and the SDAO pin pull-down logic will be reset to release the bus. Normal communication will resume at the next START command.

#### **Acknowledge**

The acknowledge signal is used for handshaking between the master and the slave to indicate that the last byte of data was received. The master always releases the SDA line during the acknowledge clock pulse. The LTC2992 will pull the SDA line low on the 9th clock cycle to acknowledge receipt of the data. If the slave fails to acknowledge by leaving SDA high, then the master can abort the transmission by generating a STOP condition. When the master is receiving data from the slave, the master must acknowledge the slave by pulling down the SDA line during the 9th clock pulse to indicate receipt of a data byte. After the last byte has been received by the master, it will leave the SDA line high (not acknowledge) and issue a STOP condition to terminate the transmission.

#### Write Protocol

The master begins a write operation with a START condition followed by the 7-bit slave address and the  $R/\overline{W}$  bit set to zero. After the addressed LTC2992 acknowledges the address byte, the master then sends a command byte that indicates which internal register the master wishes to write. The LTC2992 acknowledges this and then latches the command byte into its internal register address pointer. The master then delivers the data byte and the LTC2992 acknowledges once more and writes the data into the internal register pointed to by the register address pointer. If the master continues sending additional data bytes with a write word or extended write command, the additional data

bytes will be acknowledged by the LTC2992, the register address pointer will automatically increment by one, and data will be written as previously stated. The write operation terminates and the register address pointer resets to 0x00 when the master sends a STOP condition.

#### **Read Protocol**

The master begins a read operation with a START condition followed by the 7-bit slave address and the  $R/\overline{W}$  bit set to zero. After the addressed LTC2992 acknowledges the address byte, the master then sends a command byte that indicates which internal register the master wishes to read. The LTC2992 acknowledges this and then latches the command byte into its internal register address pointer. The master then sends a repeated START condition followed by the same 7-bit address with the R/ $\overline{W}$  bit now set to 1. The LTC2992 acknowledges and sends the contents of the requested register. The transmission terminates when the master sends a STOP condition. If the master acknowledges the transmitted data byte, as in a read word command, the LTC2992 will send the contents of the next register. If the master keeps acknowledging, the LTC2992 will keep incrementing the register address pointer and sending out data bytes. The read operation terminates and the register address pointer resets to 0x00 when the master sends a STOP condition.

#### Alert Response Protocol

When any of the fault bits in the fault registers (FAULT1, FAULT2, FAULT3 and FAULT4) are set, a bus alert is generated if the appropriate bit in the ALERT1, ALERT2, ALERT3 or ALERT4 registers has been set. This allows the bus master to select which faults will generate alerts. At power-up, all ALERT registers are cleared (no alerts enabled) and the GPIO4 (ALERT) pin is high. If an alert is enabled, the corresponding fault causes the GPIO4 (ALERT) pin to pull low. The bus master responds to the alert in accordance with the SMBus alert response protocol by broadcasting the alert response address (0001100)b, and the LTC2992 replies with its own address and releases its GPIO4 (ALERT) pin, as shown in Figure 15. The GPIO4 (ALERT) line is also released if CTRLB[7] is set and the LTC2992 is addressed (see Table 6) by any message. The GPIO4 (ALERT) signal

is not pulled low again until the fault registers indicate a different fault has occurred or the original fault is cleared and it occurs again. Note that this means repeated or continuing faults will not generate additional alerts until the associated fault register bits have been cleared.

| s | ALERT<br>RESPONSE<br>ADDRESS | R | A | DEVICE<br>Address | Ā | P |          |
|---|------------------------------|---|---|-------------------|---|---|----------|
|   | 0001100                      | 1 | 0 | a7:a0             | 1 |   | 2992 F15 |

Figure 15. Serial Bus SDA Alert Response Protocol

If two or more LTC2992s on the same bus are generating alerts when the ARA is broadcast, the bus master will repeat the alert response protocol until the GPIO4 (ALERT) line is released. Standard I<sup>2</sup>C arbitration causes the device with the highest priority (lowest address) to reply first and the device with the lowest priority (highest address) to reply last.

### Opto-Isolating the I<sup>2</sup>C Bus

Opto-isolating a standard I<sup>2</sup>C device is complicated by the bidirectional SDA pin. The LTC2992/LTC2992-1 minimize this problem by splitting the standard I<sup>2</sup>C SDA line into SDAI (input) and SDAO (output, LTC2992) or SDAO (inverted output, LTC2992-1). The SCL is an input-only pin and does not require special circuitry to isolate. For conventional nonisolated I<sup>2</sup>C applications, use the LTC2992 and tie the SDAI and SDAO pins together to form a standard I<sup>2</sup>C SDA pin. Low speed isolated interfaces that use standard

3.3V

R4 R5 R6
4.7k 4.7k 4.7k 0.82k

SCL

W MOCD207M

SDAO
GND

1/2 MOCD207M

3.3V

PR R8 R10
2992 F16

Figure 16. Opto-Isolation of a 10kHz I<sup>2</sup>C Interface Between LTC2992 and Microcontroller

open-drain opto-isolators can use the LTC2992 with the SDAI and SDAO pins separated, as shown in Figure 16. Connect SDAI to the output of the incoming opto-isolator with a pull-up resistor to INTV<sub>CC</sub> or a local 5V supply; connect SDAO to the cathode of the outgoing opto-isolator with a current-limiting resistor in series with the anode. The input and output must be connected together on the isolated side of the bus to allow the LTC2992 to participate in I<sup>2</sup>C arbitration. Note that maximum I<sup>2</sup>C bus speed will generally be limited by the speed of the opto-couplers used in this application.

Figure 17 shows an alternate connection for use with low speed opto-couplers and the LTC2992-1. This circuit uses a limited-current pull-up on the internally clamped SDAI pin and clamps the  $\overline{SDAO}$  pin with the input diode of the outgoing opto-isolator, removing the need to use INTV<sub>CC</sub> for biasing in the absence of a separate low voltage supply. For proper clamping:

$$\frac{V_{IN(MAX)} - V_{SDA,SCL(MIN)}}{I_{SDA,SCL(MAX)}} \le R4 \le \frac{V_{IN(MIN)} - V_{SDA,SCL(MAX)}}{I_{SDA,SCL(MIN)}}$$

$$\frac{V_{IN(MAX)} - 5.9V}{5mA} \le R4 \le \frac{V_{IN(MIN)} - 6.9V}{0.5mA}$$
(1)

As an example, a supply that operates from 36V to 72V would require the value of R4 to be between 13k and 58k. The LTC2992-1 must be used in this application to ensure that SDAO signal polarity is correct. R4 may




Figure 17. Opto-Isolation of a 1.5kHz I<sup>2</sup>C Interface Between LTC2992-1 and Microcontroller (SCL Omitted for Clarity)

Rev A

be split into two or more series connected units to meet thermal requirements.

The LTC2992 can also be used with high speed optocouplers with push-pull outputs and inverted logic as shown in Figure 18. The incoming opto-isolator draws power from INTV $_{CC}$ , and the data output is connected directly to the SDAI pin with no pull-up required. Ensure current drawn does not exceed the 10mA maximum capability of the INTV $_{CC}$  pin. The SDAO pin is connected to the cathode of the outgoing opto-coupler with a current limiting resistor connected back to INTV $_{CC}$ . An additional discrete diode is required at the output of the outgoing opto-coupler to provide the open-drain pull-down that the I $^2$ C requires. Finally, the input of the incoming opto-isolator is connected back to the output as in the low speed case.

#### **Layout Considerations**

A Kelvin connection between the sense resistor  $R_{SNS}$  and the LTC2992 is recommended to achieve accurate current sensing (Figure 19). The recommended minimum trace width for 1oz copper foil is  $0.02^{\prime\prime}$  per amp to ensure the trace stays at a reasonable temperature. Using  $0.03^{\prime\prime}$  per amp or wider is preferred. Note that 1oz copper exhibits a sheet resistance of about  $530\mu\Omega$  per square. In very high current applications where the sense resistor can dissipate significant power, the PCB layout should include good thermal management techniques such as extra vias and wide metal area. 2oz or thicker copper should be considered for such applications. The trace from sense resistors to SENSE+ pins should be as short as possible to minimize IR drop due to pin current.




Figure 18. Opto-Isolation of a I<sup>2</sup>C Interface with Low Power, High Speed Opto-Couplers (SCL Omitted for Clarity)




Figure 19. Recommended PCB Layout

### **Design Example**

As a design example, consider a –36V to –72V Advanced TCA system with I<sup>2</sup>C current, voltage and power monitors (See Figure 20).

The load current is either supplied by  $V_{IN1}$  or  $V_{IN2}$  or both depending on their voltages. Choose similar values for  $R_{SENSE1}$  and  $R_{SENSE2}$  in accordance to the following equation:

$$R_{SENSE1,2} < \frac{V_{FS(\Delta SENSE1,2)}}{I_{LOAD(MAX)}}$$

$$R_{SENSE1,2} < \frac{51.2mV}{5A} = 10.24m\Omega$$

 $R_{SENSE1}$  and  $R_{SENSE2}$  are chosen to be  $10m\Omega.$ 

Current of 
$$V_{IN1}$$
 or  $V_{IN2} = \frac{12.5 \mu V}{R_{SENSE}} = 1.25 mA/LSB$ 

Total Current = 2.5mA/LSB

We also have to consider the power dissipated in the sense resistors which can be calculated with the following equation:

$$P = (I_{LOAD})^2 \bullet R_{SENSE}$$

$$P = (5A)^2 \bullet 10m\Omega = 0.25W$$

Use at least 0.5W rated sense resistors to ensure thermal compliance.

Next, select the resistive dividers that measure the supply voltages  $V_{IN1}$  and  $V_{IN2}$ . Note that the voltage drop across the N-channel MOSFET and sense resistor is not included in the derivation for the following equations.

$$\begin{split} \frac{R12}{R10 + R12} &< \frac{V_{FS(GPIO2)}}{V_{IN2}}, \frac{R13}{R11 + R13} < \frac{V_{FS(GPIO1)}}{V_{IN1}} \\ \frac{R12}{R10 + R12} &< \frac{2.048V}{72V} = 0.028 \\ \frac{R13}{R11 + R13} &< \frac{2.048V}{72V} = 0.028 \end{split}$$

Choose R10,11 = 1M $\Omega$ , and R12,13 = 20k $\Omega$  to allow a input voltage measurement range from 0V to 104.4V.

Voltage of 
$$V_{IN1} = \frac{R11 + R13}{R13} \cdot V_{GPI01} = \frac{25.5mV}{LSB}$$
  
Voltage of  $V_{IN2} = \frac{R10 + R12}{R12} \cdot V_{GPI02} = \frac{25.5mV}{LSB}$ 

An error term can be added to the voltage results above to account for the voltage drop across the N-channel MOSFET and sense resistor:

$$V_{ERROR} = \Delta V_{DS}$$
 of FDS3672 +  $\Delta$ SENSE

The maximum error occurs when the load current is at its maximum of 5A. Using the above equation, this works out to be 160mV with 110mV contribution (see below for calculation) from the FDS3672. Without compensation, this would cause measurement error of 0.45% for  $V_{IN} = 36V$ .

LTC4354 and LTC4355 low side and high side ideal diode-OR controllers drive N-channel MOSFETs to minimize the diode power consumption. The 100V, N-channel MOSFET FDS3672 in the SO-8 package with  $R_{DS(0N)}=22m\Omega$  (max) is chosen as switches. The maximum voltage drop across it is:

$$\Delta V_{DS} = 5A \times 22m\Omega = 110mV$$

Since external resistive dividers are used for supply voltage measurement, CTRLA register 0x00 is set to 0x10 to continuously monitor GPIO1 and GPIO2.

$$POWER2 = 31.875 \mu W/LSB$$




Figure 20. Design Example: Advanced TCA System with I<sup>2</sup>C Current, Voltage and Power Monitors

Table 3. Device Addressing

| ADDRESS<br>DESCRIPTION | HEX D<br>Addf | EVICE<br>RESS* |    | BINARY DEVICE ADDRESSING |    |    |    |    |    | ADDRE | ADDRESS PINS |      |  |
|------------------------|---------------|----------------|----|--------------------------|----|----|----|----|----|-------|--------------|------|--|
|                        | 7-BIT         | 8-BIT          | a6 | а5                       | a4 | a3 | a2 | a1 | a0 | R/W   | ADR1         | ADR0 |  |
| Mass Write             | 66            | CC             | 1  | 1                        | 0  | 0  | 1  | 1  | 0  | 0     | Х            | Х    |  |
| Alert Response         | 0C            | 19             | 0  | 0                        | 0  | 1  | 1  | 0  | 0  | 1     | Х            | Х    |  |
| 0                      | 67            | CE             | 1  | 1                        | 0  | 0  | 1  | 1  | 1  | 0     | Н            | L    |  |
| 1                      | 68            | D0             | 1  | 1                        | 0  | 1  | 0  | 0  | 0  | 0     | NC           | Н    |  |
| 2                      | 69            | D2             | 1  | 1                        | 0  | 1  | 0  | 0  | 1  | 0     | Н            | Н    |  |
| 3                      | 6A            | D4             | 1  | 1                        | 0  | 1  | 0  | 1  | 0  | 0     | NC           | NC   |  |
| 4                      | 6B            | D6             | 1  | 1                        | 0  | 1  | 0  | 1  | 1  | 0     | NC           | L    |  |
| 5                      | 6C            | D8             | 1  | 1                        | 0  | 1  | 1  | 0  | 0  | 0     | L            | Н    |  |
| 6                      | 6D            | DA             | 1  | 1                        | 0  | 1  | 1  | 0  | 1  | 0     | Н            | NC   |  |
| 7                      | 6E            | DC             | 1  | 1                        | 0  | 1  | 1  | 1  | 0  | 0     | L            | NC   |  |
| 8                      | 6F            | DE             | 1  | 1                        | 0  | 1  | 1  | 1  | 1  | 0     | L            | L    |  |

H = Tie to INTV\_{CC}, NC = No Connect = Open, L = Tie to GND, X = Don't Care  $^{\ast}8\text{-Bit}$  hexadecimal address with LSB R/W bit = 0

**Table 4. Register Addresses and Contents** 

| REGISTER NAME       | REGISTER<br>ADDRESS            | DESCRIPTION                                    | READ/<br>Write | NUMBER<br>Of Bytes* | DEFAULT  |
|---------------------|--------------------------------|--|----------------|---------------------|----------|
| CTRLA               | 0x00                           | Operation Control Register A                   | R/W            | 1                   | 0x00     |
| CTRLB               | 0x01                           | Operation Control Register B                   | R/W            | 1                   | 0x00     |
| ALERT1              | 0x02                           | Selects Which CHANNEL 1 Faults Generate Alerts | R/W            | 1                   | 0x00     |
| FAULT1              | 0x03                           | CHANNEL 1 Fault Log                            | R/W            | 1                   | 0x00     |
| NADC                | 0x04                           | ADC Resolution                                 | R/W            | 1                   | 0x00     |
| P1                  | 0x05-0x07                      | POWER1 Data                                    | R/W            | 3                   | NA       |
| MAX P1              | 0x08-0x0A                      | Maximum POWER1 Data                            | R/W            | 3                   | NA       |
| MIN P1              | 0x0B-0x0D                      | Minimum POWER1 Data                            | R/W            | 3                   | NA       |
| MAX P1<br>THRESHOLD | 0x0E-0x10                      | Maximum POWER1 Threshold to Generate Alert     | R/W            | 3                   | 0xFFFFFF |
| MIN P1<br>THRESHOLD | 0x11-0x13                      | Minimum POWER1 Threshold to Generate Alert     | R/W            | 3                   | 0x000000 |
| l1                  | 0x14-0x15                      | ΔSENSE1 Data                                   | R/W            | 2                   | NA       |
| MAX I1              | 0x16-0x17                      | Maximum ΔSENSE1 Data                           | R/W            | 2                   | NA       |
| MIN I1              | 0x18-0x19                      | Minimum ΔSENSE1 Data                           | R/W            | 2                   | NA       |
| MAX I1<br>THRESHOLD | 0x1A-0x1B                      | Maximum ΔSENSE1 Threshold to Generate Alert    | R/W            | 2                   | 0xFFF0   |
| MIN I1<br>THRESHOLD | 0x1C-0x1D                      | Minimum ΔSENSE1 Threshold to Generate Alert    | R/W            | 2                   | 0x0000   |
| S1                  | 0x1E-0x1F                      | SENSE1+ Data                                   | R/W            | 2                   | NA       |
| MAX S1              | 0x20-0x21 Maximum SENSE1+ Data |  | R/W            | 2                   | NA       |
| MIN S1              | 0x22-0x23                      | Minimum SENSE1+ Data                           | R/W            | 2                   | NA       |

<sup>7-</sup>Bit hexadecimal address with MSB a7 = 0

Table 4. Register Addresses and Contents (continued)

| REGISTER NAME                 | REGISTER<br>Address             | DESCRIPTION   | READ/<br>WRITE | NUMBER<br>Of Bytes | DEFAULT  |
|-------------------------------|---------------------------------|---|----------------|--------------------|----------|
| MAX S1<br>THRESHOLD           | 0x24-0x25                       | Maximum SENSE1 <sup>+</sup> Threshold to Generate Alert | R/W            | 2                  | 0xFFF0   |
| MIN S1<br>THRESHOLD           | 0x26-0x27                       | Minimum SENSE1+ Threshold to Generate Alert             | R/W            | 2                  | 0x0000   |
| G1                            | 0x28-0x29                       | GPIO1 Data  | R/W            | 2                  | NA       |
| MAX G1                        | 0x2A-0x2B                       | Maximum GPIO1 Data                                      | R/W            | 2                  | NA       |
| MIN G1                        | 0x2C-0x2D                       | Minimum GPI01 Data                                      | R/W            | 2                  | NA       |
| MAX G1<br>THRESHOLD           | 0x2E-0x2F                       | Maximum GPIO1 Threshold to Generate Alert               | R/W            | 2                  | 0xFFF0   |
| MIN G1<br>THRESHOLD           | 0x30-0x31                       | Minimum GPIO1 Threshold to Generate Alert               | R/W            | 2                  | 0x0000   |
| ADC STATUS                    | 0x32                            | ADC Status Information                                  | R              | 1                  | NA       |
| RESERVED                      | 0x33                            | Manufacturer Reserved                                   | R              | 1                  | 0x00     |
| ALERT2                        | 0x34                            | Selects Which CHANNEL 2 Faults Generate Alerts          | R/W            | 1                  | 0x00     |
| FAULT2                        | 0x35                            | CHANNEL 2 Fault Log                                     | R/W            | 1                  | 0x00     |
| RESERVED                      | 0x36                            | Manufacturer Reserved                                   | R              | 1                  | 0x00     |
| P2                            | 0x37-0x39                       | POWER2 Data   | R/W            | 3                  | NA       |
| MAX P2                        | 0x3A-0x3C                       | Maximum POWER2 Data                                     | R/W            | 3                  | NA       |
| MIN P2                        | 0x3D-0x3F                       | Minimum POWER2 Data                                     | R/W            | 3                  | NA       |
| MAX P2<br>THRESHOLD           | 0x40-0x42                       | Maximum POWER2 Threshold to Generate Alert              | R/W            | 3                  | 0xFFFFFF |
| MIN P2<br>THRESHOLD           | 0x43-0x45                       | Minimum POWER2 Threshold to Generate Alert              | R/W            | 3                  | 0x000000 |
| 12                            | 0x46-0x47                       | ΔSENSE2 Data  | R/W            | 2                  | NA       |
| MAX I2                        | 0x48-0x49                       | Maximum ΔSENSE2 Data                                    | R/W            | 2                  | NA       |
| VIN I2                        | 0x4A-0x4B                       | Minimum ΔSENSE2 Data                                    | R/W            | 2                  | NA       |
| MAX I2<br>THRESHOLD           | 0x4C-0x4D                       | Maximum ΔSENSE2 Threshold to Generate Alert             | R/W            | 2                  | 0xFFF0   |
| MIN 12<br>THRESHOLD           | 0x4E-0x4F                       | Minimum ΔSENSE2 Threshold to Generate Alert             | R/W            | 2                  | 0x0000   |
| S2                            | 0x50-0x51                       | SENSE2+ Data  | R/W            | 2                  | NA       |
| MAX S2                        | 0x52-0x53                       | Maximum SENSE2+ Data                                    | R/W            | 2                  | NA       |
| MIN S2                        | 0x54-0x55                       | Minimum SENSE2+ Data                                    | R/W            | 2                  | NA       |
| MAX S2<br>THRESHOLD           |                                 |   | R/W            | 2                  | 0xFFF0   |
| MIN S2<br>THRESHOLD           |                                 |   | R/W            | 2                  | 0x0000   |
| G2                            | 0x5A-0x5B GPI02 Data            |   | R/W            | 2                  | NA       |
| MAX G2                        | G2 0x5C-0x5D Maximum GPIO2 Data |   | R/W            | 2                  | NA       |
| MIN G2                        | 0x5E-0x5F                       | Minimum GPI02 Data                                      | R/W            | 2                  | NA       |
|                               | 0x60-0x61                       | Maximum GPIO2 Threshold to Generate Alert               | R/W            | 2                  | 0xFFF0   |
| MIN G2<br>MAX G2<br>THRESHOLD |                                 |   |                | +                  | +        |

Table 4. Register Addresses and Contents (continued)

| REGISTER NAME         | REGISTER<br>Address | DESCRIPTION  | READ/<br>WRITE | NUMBER<br>OF BYTES | DEFAULT  |
|-----------------------|---------------------|--|----------------|--------------------|----------|
| MIN G2<br>THRESHOLD   | 0x62-0x63           | Minimum GPIO2 Threshold to Generate Alert                                | R/W            | 2                  | 0x0000   |
| G3                    | 0x64-0x65           | GPIO3 Data   | R/W            | 2                  | NA       |
| MAX G3                | 0x66-0x67           | Maximum GPI03 Data   | R/W            | 2                  | NA       |
| MIN G3                | 0x68-0x69           | Minimum GPI03 Data   | R/W            | 2                  | NA       |
| MAX G3<br>THRESHOLD   | 0x6A-0x6B           | Maximum GPIO3 Threshold to Generate Alert                                | R/W            | 2                  | 0xFFF0   |
| MIN G3<br>THRESHOLD   | 0x6C-0x6D           | Minimum GPIO3 Threshold to Generate Alert                                | R/W            | 2                  | 0x0000   |
| G4                    | 0x6E-0x6F           | GPI04 Data   | R/W            | 2                  | NA       |
| MAX G4                | 0x70-0x71           | Maximum GPI04 Data   | R/W            | 2                  | NA       |
| MIN G4                | 0x72-0x73           | Minimum GPIO4 Data   | R/W            | 2                  | NA       |
| MAX G4<br>THRESHOLD   | 0x74-0x75           | Maximum GPIO4 Threshold to Generate Alert                                | R/W            | 2                  | 0xFFF0   |
| MIN G4<br>THRESHOLD   | 0x76-0x77           | Minimum GPIO4 Threshold to Generate Alert                                | R/W            | 2                  | 0x0000   |
| ISUM                  | 0x78-0x79           | (ΔSENSE1 + ΔSENSE2) Data   | R/W            | 2                  | NA       |
| MAX ISUM              | 0x7A-0x7B           | Maximum (ΔSENSE1 + ΔSENSE2) Data   | R/W            | 2                  | NA       |
| MIN ISUM              | 0x7C-0x7D           | Minimum (ΔSENSE1 + ΔSENSE2) Data   | R/W            | 2                  | NA       |
| MAX ISUM<br>THRESHOLD | 0x7E-0x7F           | Maximum ( $\Delta$ SENSE1 + $\Delta$ SENSE2) Threshold to Generate Alert | R/W            | 2                  | 0xFFF0   |
| MIN ISUM<br>THRESHOLD | 0x80-0x81           | Minimum ( $\Delta$ SENSE1 + $\Delta$ SENSE2) Threshold to Generate Alert | R/W            | 2                  | 0x0000   |
| PSUM                  | 0x82-0x84           | (POWER1 + POWER2) Data   | R/W            | 3                  | NA       |
| MAX PSUM              | 0x85-0x87           | Maximum (POWER1 + POWER2) Data   | R/W            | 3                  | NA       |
| MIN PSUM              | 0x88-0x8A           | Minimum (POWER1 + POWER2) Data   | R/W            | 3                  | NA       |
| MAX PSUM<br>THRESHOLD | 0x8B-0x8D           | Maximum (POWER1 + POWER2) Threshold to Generate Alert                    | R/W            | 3                  | 0xFFFFFF |
| MIN PSUM<br>THRESHOLD | 0x8E-0x90           | Minimum (POWER1 + POWER2) Threshold to Generate Alert                    | R/W            | 3                  | 0x000000 |
| ALERT3                | 0x91                | Selects Which GPIO or Total Current/Power Faults Generate<br>Alerts      | R/W            | 1                  | 0x00     |
| FAULT3                | 0x92                | GPIO and Total Current/Power Fault Log                                   | R/W            | 1                  | 0x00     |
| ALERT4                | 0x93                | Selects Which Additional Faults Generate Alerts                          | R/W            | 1                  | 0x00     |
| FAULT4                | 0x94                | Additional Fault Log   | R/W            | 1                  | 0x00     |
| GPIO STATUS           | 0x95                | GPIO Status Information  | R              | 1                  | NA       |
| GPIO IO<br>CONTROL    | 0x96                | GPIO1,2,3 Input/Output Control Command                                   | R/W            | 1                  | 0x03     |
| GPI04 CONTROL         | 0x97                | GPI04 Control Command  | R/W            | 1                  | 0x00     |
| MFR_SPECIAL_ID<br>MSB | 0xE7                | Manufacturer Special ID MSB Data   | R              | 1                  | 0x00     |
| MFR_SPECIAL_ID LSB    | 0xE8                | Manufacturer Special ID LSB Data   | R              | 1                  | 0x62     |

<sup>\*</sup> For the 2-/3-byte data registers, the MSB value is at the lowest address

Table 5. CTRLA Register (0x00) - Read/Write

| BIT        | NAME                        | OPERATION  |   |                               |                               |
|------------|-----------------------------|--|---|-------------------------------|-------------------------------|
| CTRLA[7]   | Offset Calibration          | Offset Calibration for Currel [1] = Calibrate on Demand [0] = Every Conversion (De   |   |                               |                               |
| CTRLA[6:5] | Measurement<br>Mode         | one conversion. P1 = SENSE1* × ΔSENS [01] = Snapshot Mode Snapshot Initializes Cor VADC Converts the Cha [00] = Continuous Scan Mo | SE1; P2 = SENSE2 <sup>+</sup> × ΔSENS<br>oversion on All 3 ADCs Simul<br>nnel(s) per CTRLA[2:0] | E2<br>Itaneously.             | I stops. The IADCs stop after |
| CTRLA[4:3] | Voltage Selection           | CTRLA[4:3]   | VADC  | P1                            | P2                            |
|            | for Continuous<br>Scan Mode | 11   | GPI01, GPI02,<br>GPI03, GPI04   | GPI01 × ΔSENSE1               | GPI02 × ΔSENSE2               |
|            |                             | 10   | GPI01, GPI02  | GPI01 × ΔSENSE1               | GPIO2 × ΔSENSE2               |
|            |                             | 01   | SENSE1+, SENSE2+  | SENSE1 <sup>+</sup> × ΔSENSE1 | SENSE2+ × ΔSENSE2             |
|            |                             | 00 (Default)   | SENSE1 <sup>+</sup> , SENSE2 <sup>+</sup> ,<br>GPI01, GPI02,<br>GPI03, GPI04                    | SENSE1 <sup>+</sup> × ΔSENSE1 | SENSE2 <sup>+</sup> × ΔSENSE2 |
| CTRLA[2:0] | Voltage Selection           | CTRLA[2:0]   | VADC  | P1                            | P2                            |
|            | for Snapshot<br>Mode        | 111  | GPI01, GPI02  | GPI01 × ΔSENSE1               | GPIO2 × ΔSENSE2               |
|            | IVIOUC                      | 110  | SENSE1+, SENSE2+  | SENSE1 <sup>+</sup> × ∆SENSE1 | SENSE2 <sup>+</sup> × ∆SENSE2 |
|            |                             | 101  | GPI04   | ΔSENSE1/2 without P1/P2       | 2 updates                     |
|            |                             | 100  | GPI03   |                               |                               |
|            |                             | 011  | GPI02   |                               |                               |
|            |                             | 010  | GPI01   |                               |                               |
|            |                             | 001  | SENSE2+   |                               |                               |
|            |                             | 000 (Default)  | SENSE1+   |                               |                               |

Table 6. CTRLB Register (0x01) - Read/Write

| BIT        | NAME                           | OPERATION   |
|------------|--------------------------------|---|
| CTRLB[7]   | ALERT Clear Enable             | Clear ALERT if Device is Addressed by the Master [1] = Enable [0] = Disable (Default)                                       |
| CTRLB[6]   | Reserved                       | Always Returns 0, Not Writable  |
| CTRLB[5]   | Cleared on Read Control        | FAULT Registers Cleared on Read [1] = Cleared on Read [0] = Registers Not Affected by Reading (Default)                     |
| CTRLB[4]   | Stuck Bus Timeout Auto Wake Up | Allows Part to Exit Shutdown Mode when Stuck Bus Timer is Reached [1] = Enable [0] = Disable (Default)                      |
| CTRLB[3]   | Peak Hold Values Reset         | Reset of Min and Max Registers [1] = Reset All Min and Max Registers [0] = Disable Reset of Min and Max Registers (Default) |
| CTRLB[2:1] | Reserved                       | Always Returns 00, Not Writable   |
| CTRLB[0]   | Reset                          | [1] = Reset All Registers<br>[0] = Disable Reset (Default)  |

Table 7. ALERT1 Register (0x02) - Read/Write

| BIT                | NAME  | OPERATION   |
|--------------------|---|---|
| AL1[7]             | Maximum POWER1 Alert  | Enables Alert When POWER1 > Maximum POWER1 Threshold [1] = Enable Alert [0] = Disable Alert (Default)                 |
| AL1[6]             | Minimum POWER1 Alert  | Enables Alert When POWER1 < Minimum POWER1 Threshold [1] = Enable Alert [0] = Disable Alert (Default)                 |
| AL1[5]             | Maximum ΔSENSE1 Alert   | Enables Alert When $\Delta SENSE1 > Maximum \Delta SENSE1$ Threshold [1] = Enable Alert [0] = Disable Alert (Default) |
| AL1[4]             | Minimum ΔSENSE1 Alert  Enables Alert When ΔSENSE1 < Minimum ΔSENSE  [1] = Enable Alert  [0] = Disable Alert (Default)                                     |   |
| AL1[3]             | Maximum SENSE1 <sup>+</sup> Alert  Enables Alert When SENSE1 <sup>+</sup> > Maximum SENSE1 <sup>+</sup> [1] = Enable Alert  [0] = Disable Alert(Default)  |   |
| AL1[2]             | Minimum SENSE1 <sup>+</sup> Alert  Enables Alert When SENSE1 <sup>+</sup> < Minimum SENSE1 <sup>+</sup> [1] = Enable Alert  [0] = Disable Alert (Default) |   |
| AL1[1]             | Maximum GPIO1 Alert  Enables Alert When GPIO1 > Maximum GPIO1 Thresho  [1] = Enable Alert  [0] = Disable Alert (Default)                                  |   |
| [1] = Enable Alert |   | Enables Alert When GPIO1 < Minimum GPIO1 Threshold [1] = Enable Alert [0] = Disable Alert (Default)                   |

Table 8. FAULT1 Register (0x03) - Read/Write

| BIT   | NAME   | OPERATION  |
|-------|--|--|
| F1[7] | POWER1 Overvalue Fault   | POWER1 > Maximum POWER1 Threshold [1] = POWER1 Overvalue Fault Occurred [0] = No POWER1 Overvalue Fault Occurred (Default)                                       |
| F1[6] | POWER1 Undervalue Fault  | POWER1 < Minimum POWER1 Threshold [1] = POWER1 Undervalue Fault Occurred [0] = No POWER1 Undervalue Fault Occurred (Default)                                     |
| F1[5] | ΔSENSE1 Overvalue Fault  | $\Delta$ SENSE1 > Maximum $\Delta$ SENSE1 Threshold [1] = $\Delta$ SENSE1 Overvalue Fault Occurred [0] = No $\Delta$ SENSE1 Overvalue Fault Occurred (Default)   |
| F1[4] | ΔSENSE1 Undervalue Fault   | $\Delta$ SENSE1 < Minimum $\Delta$ SENSE1 Threshold [1] = $\Delta$ SENSE1 Undervalue Fault Occurred [0] = No $\Delta$ SENSE1 Undervalue Fault Occurred (Default) |
| F1[3] | SENSE1+ Overvalue Fault  | SENSE1+ > Maximum SENSE1+ Threshold [1] = SENSE1+ Overvalue Fault Occurred [0] = No SENSE1+ Overvalue Fault Occurred (Default)                                   |
| F1[2] | SENSE1+ Undervalue Fault  SENSE1+ < Minimum SENSE1+ Threshold  [1] = SENSE1+ Undervalue Fault Occurred  [0] = No SENSE1+ Undervalue Fault Occurred (Default) |  |
| F1[1] | GPI01 Overvalue Fault  | GPIO1 > Maximum GPIO1 Threshold [1] = GPIO1 Overvalue Fault Occurred [0] = No GPIO1 Overvalue Fault Occurred (Default)   |
| F1[0] | GPIO1 Undervalue Fault   | GPI01 < Minimum GPI01 Threshold [1] = GPI01 Undervalue Fault Occurred [0] = No GPI01 Undervalue Fault Occurred (Default)   |

### Table 9. NADC Register (0x04) - Read/Write

| BIT       | NAME           | OPERATION  |
|-----------|----------------|--|
| NADC[7]   | ADC Resolution | Selects ADC Resolution for All ADCs<br>[1] = 8-Bit<br>[0] = 12-Bit (Default) |
| NADC[6:0] | Reserved       | Always Returns 0000000, Not Writable   |

### Table 10. ADC STATUS Register (0x32) – Read Only (Clear-On-Read)

| BIT   | NAME                           | OPERATION   |
|-------|--------------------------------|---|
| AS[7] | IADCs Data Ready               | [1] = Ready<br>[0] = Not ready  |
| AS[6] | VADC Data Ready                | [1] = Ready<br>[0] = Not ready<br>Check AS[5:0] for the channel information |
| AS[5] | GPIO4 Data Ready               | [1] = New Data Available<br>[0] = New Data Not Available                    |
| AS[4] | GPIO3 Data Ready               | [1] = New Data Available<br>[0] = New Data Not Available                    |
| AS[3] | GPIO2 Data Ready               | [1] = New Data Available<br>[0] = New Data Not Available                    |
| AS[2] | GPIO1 Data Ready               | [1] = New Data Available<br>[0] = New Data Not Available                    |
| AS[1] | SENSE2+ Data Ready             | [1] = New Data Available<br>[0] = New Data Not Available                    |
| AS[0] | SENSE1 <sup>+</sup> Data Ready | [1] = New Data Available<br>[0] = New Data Not Available                    |

### Table 11. ALERT2 Register (0x34) - Read/Write

| BIT    | NAME   | OPERATION   |
|--------|--|---|
| AL2[7] | Maximum POWER2 Alert   | Enables Alert When POWER2 > Maximum POWER2 Threshold [1] = Enable Alert [0] = Disable Alert (Default)                           |
| AL2[6] | Minimum POWER2 Alert   | Enables Alert When POWER2 < Minimum POWER2 Threshold [1] = Enable Alert [0] = Disable Alert (Default)                           |
| AL2[5] | Maximum ΔSENSE2 Alert  | Enables Alert When $\Delta SENSE2 > Maximum \Delta SENSE2$ Threshold [1] = Enable Alert [0] = Disable Alert (Default)           |
| AL2[4] | Minimum ΔSENSE2 Alert  | Enables Alert When $\Delta SENSE2 < Minimum \Delta SENSE2$ Threshold [1] = Enable Alert [0] = Disable Alert (Default)           |
| AL2[3] | Maximum SENSE2 <sup>+</sup> Alert  | Enables Alert When SENSE2 <sup>+</sup> > Maximum SENSE2 <sup>+</sup> Threshold [1] = Enable Alert [0] = Disable Alert (Default) |
| AL2[2] | Minimum SENSE2+ Alert  Enables Alert When SENSE2+ < Minimum SENSE2+  [1] = Enable Alert  [0] = Disable Alert (Default) |   |
| AL2[1] | Maximum GPI02 Alert  | Enables Alert When GPIO2 > Maximum GPIO2 Threshold [1] = Enable Alert [0] = Disable Alert (Default)                             |
| AL2[0] | Minimum GPI02 Alert  | Enables Alert When GPIO2 < Minimum GPIO2 Threshold [1] = Enable Alert [0] = Disable Alert (Default)                             |

Table 12. FAULT2 Register (0x35) - Read/Write

| BIT   | NAME   | OPERATION  |
|-------|--|--|
| F2[7] | POWER2 Overvalue Fault   | POWER2 > Maximum POWER2 Threshold [1] = POWER2 Overvalue Fault Occurred [0] = No POWER2 Overvalue Fault Occurred (Default)                                       |
| F2[6] | POWER2 Undervalue Fault  | POWER2 < Minimum POWER2 Threshold [1] = POWER2 Undervalue Fault Occurred [0] = No POWER2 Undervalue Fault Occurred (Default)                                     |
| F2[5] | ΔSENSE2 Overvalue Fault  | $\Delta$ SENSE2 > Maximum $\Delta$ SENSE2 Threshold [1] = $\Delta$ SENSE2 Overvalue Fault Occurred [0] = No $\Delta$ SENSE2 Overvalue Fault Occurred (Default)   |
| F2[4] | ΔSENSE2 Undervalue Fault   | $\Delta$ SENSE2 < Minimum $\Delta$ SENSE2 Threshold [1] = $\Delta$ SENSE2 Undervalue Fault Occurred [0] = No $\Delta$ SENSE2 Undervalue Fault Occurred (Default) |
| F2[3] | SENSE2+ Overvalue Fault  | SENSE2+ > Maximum SENSE2+ Threshold [1] = SENSE2+ Overvalue Fault Occurred [0] = No SENSE2+ Overvalue Fault Occurred (Default)                                   |
| F2[2] | SENSE2 <sup>+</sup> Undervalue Fault  SENSE2 <sup>+</sup> < Minimum SENSE2 <sup>+</sup> Threshold  [1] = SENSE2 <sup>+</sup> Undervalue Fault Occurred  [0] = No SENSE2 <sup>+</sup> Undervalue Fault Occurred (December 2014) |  |
| F2[1] | GPI02 Overvalue Fault  | GPIO2 > Maximum GPIO2 Threshold [1] = GPIO2 Overvalue Fault Occurred [0] = No GPIO2 Overvalue Fault Occurred (Default)   |
| F2[0] | GPIO2 Undervalue Fault   | GPIO2 < Minimum GPIO2 Threshold [1] = GPIO2 Undervalue Fault Occurred [0] = No GPIO2 Undervalue Fault Occurred (Default)   |

Table 13. ALERT3 Register (0x91) - Read/Write

| BIT    | NAME                              | OPERATION   |
|--------|-----------------------------------|---|
| AL3[7] | Maximum GPIO3 Alert               | Enables Alert When GPIO3 > Maximum GPIO3 Threshold [1] = Enable Alert [0] = Disable Alert (Default)   |
| AL3[6] | Minimum GPIO3 Alert               | Enables Alert When GPIO3 < Minimum GPIO3 Threshold [1] = Enable Alert [0] = Disable Alert (Default)   |
| AL3[5] | Maximum GPIO4 Alert               | Enables Alert When GPIO4 > Maximum GPIO4 Threshold [1] = Enable Alert [0] = Disable Alert (Default)   |
| AL3[4] | Minimum GPIO4 Alert               | Enables Alert When GPIO4 < Minimum GPIO4 Threshold [1] = Enable Alert [0] = Disable Alert (Default)   |
| AL3[3] | Maximum (ΔSENSE1 + ΔSENSE2) Alert | Enables Alert When ( $\Delta$ SENSE1 + $\Delta$ SENSE2) > Maximum ( $\Delta$ SENSE1 + $\Delta$ SENSE2) Threshold [1] = Enable Alert [0] = Disable Alert (Default) |
| AL3[2] | Minimum (ΔSENSE1 + ΔSENSE2) Alert | Enables Alert When ( $\Delta$ SENSE1 + $\Delta$ SENSE2) < Minimum ( $\Delta$ SENSE1 + $\Delta$ SENSE2) Threshold [1] = Enable Alert [0] = Disable Alert (Default) |
| AL3[1] | Maximum (POWER1 + POWER2) Alert   | Enables Alert When (POWER1 + POWER2) > Maximum (POWER1 + POWER2) Threshold [1] = Enable Alert [0] = Disable Alert (Default)                                       |
| AL3[0] | Minimum (POWER1 + POWER2) Alert   | Enables Alert When (POWER1 + POWER2) < Minimum (POWER1 + POWER2) Threshold [1] = Enable Alert [0] = Disable Alert (Default)                                       |

Table 14. FAULT3 Register (0x92) - Read/Write

| BIT   | NAME                                 | OPERATION  |
|-------|--------------------------------------|--|
| F3[7] | GPIO3 Overvalue Fault                | GPIO3 > Maximum GPIO3 Threshold [1] = GPIO3 Overvalue Fault Occurred [0] = No GPIO3 Overvalue Fault Occurred (Default)   |
| F3[6] | GPIO3 Undervalue Fault               | GPIO3 < Minimum GPIO3 Threshold [1] = GPIO3 Undervalue Fault Occurred [0] = No GPIO3 Undervalue Fault Occurred (Default)   |
| F3[5] | GPIO4 Overvalue Fault                | GPIO4 > Maximum GPIO4 Threshold [1] = GPIO4 Overvalue Fault Occurred [0] = No GPIO4 Overvalue Fault Occurred (Default)   |
| F3[4] | GPIO4 Undervalue Fault               | GPIO4 < Minimum GPIO4 Threshold [1] = GPIO4 Undervalue Fault Occurred [0] = No GPIO4 Undervalue Fault Occurred (Default)   |
| F3[3] | (ΔSENSE1 + ΔSENSE2) Overvalue Fault  | (ΔSENSE1 + ΔSENSE2) > Maximum (ΔSENSE1 + ΔSENSE2) Threshold [1] = Summed Current Overvalue Fault Occurred [0] = No Summed Current Overvalue Fault Occurred (Default)   |
| F3[2] | (ΔSENSE1 + ΔSENSE2) Undervalue Fault | (ΔSENSE1 + ΔSENSE2) < Minimum (ΔSENSE1 + ΔSENSE2) Threshold [1] = Summed Current Undervalue Fault Occurred [0] = No Summed Current Undervalue Fault Occurred (Default) |
| F3[1] | (POWER1 + POWER2) Overvalue Fault    | (POWER1 + POWER2) > Maximum (POWER1 + POWER2) Threshold [1] = Summed Power Overvalue Fault Occurred [0] = No Summed Power Overvalue Fault Occurred (Default)           |
| F3[0] | (POWER1 + POWER2) Undervalue Fault   | (POWER1 + POWER2) < Minimum (POWER1 + POWER2) Threshold [1] = Summed Power Undervalue Fault Occurred [0] = No Summed Power Undervalue Fault Occurred (Default)         |

Table 15. ALERT4 Register (0x93) - Read/Write

| BIT    | NAME                            | OPERATION  |
|--------|---------------------------------|--|
| AL4[7] | VADC Data Ready Alert           | Alert when VADC Data Ready [1] = Enable [0] = Disable (Default)  |
| AL4[6] | IADC Data Ready Alert           | Alert when IADCs Data Ready [1] = Enable [0] = Disable (Default)   |
| AL4[5] | Reserved                        | Always Returns 0, Not Writable   |
| AL4[4] | Stuck Bus Time-Out Wakeup Alert | Alert if Part Exits Shutdown Mode After Stuck Bus Timer Expires with CTRLB[4] = 1 [1] = Enable Alert [0] = Disable Alert (Default) |
| AL4[3] | GPI01 Input Alert               | [1] = Enable Alert<br>[0] = Disable Alert (Default)  |
| AL4[2] | GPI02 Input Alert               | [1] = Enable Alert<br>[0] = Disable Alert (Default)  |
| AL4[1] | GPI03 Input Alert               | [1] = Enable Alert<br>[0] = Disable Alert(Default)   |
| AL4[0] | Reserved                        | Always Returns 0, Not Writable   |

### Table 16. FAULT4 Register (0x94) - Read/Write

| BIT     | NAME                            | OPERATION   |
|---------|---------------------------------|---|
| F2[7:5] | Reserved                        | Always Returns 000, Not Writable  |
| F4[4]   | Stuck Bus Time-Out Wakeup Fault | With CTRLB[4] = 1 [1] = Part Exited Shutdown Mode After Stuck Bus Timer Expired [0] = No Stuck Bus Time-Out Wakeup Fault Occurred (Default) |
| F4[3]   | GPI01 Input Fault               | [1] = GPIO1 Input was at Alert Level<br>[0] = GPIO1 Input was not at Alert Level (Default)<br>Alert Polarity is set in GIO[3] (Table 18)    |
| F4[2]   | GPI02 Input Fault               | [1] = GPI02 Input was at Alert Level<br>[0] = GPI02 Input was not at Alert Level (Default)<br>Alert Polarity is set in GI0[2] (Table 18)    |
| F4[1]   | GPIO3 Input Fault               | [1] = GPIO3 Input was at Alert Level<br>[0] = GPIO3 Input was not at Alert Level (Default)<br>Alert Polarity is set in GIO[1] (Table 18)    |
| F4[0]   | Reserved                        | Always Returns 0, Not Writable  |

### Table 17. GPIO STATUS Register (0x95) - Read Only

| BIT     | NAME        | OPERATION                           |
|---------|-------------|-------------------------------------|
| GS[7:4] | Reserved    | Always Returns 0000, Not Writable   |
| GS[3]   | GPI01 State | [1] = GPI01 High<br>[0] = GPI01 Low |
| GS[2]   | GPI02 State | [1] = GPI02 High<br>[0] = GPI02 Low |
| GS[1]   | GPIO3 State | [1] = GPI03 High<br>[0] = GPI03 Low |
| GS[0]   | GPI04 State | [1] = GPI04 High<br>[0] = GPI04 Low |

### Table 18. GPIO IO CONTROL Register (0x96) - Read/Write

| BIT      | NAME                               | OPERATION   |
|----------|------------------------------------|---|
| GI0[7]   | GPI01 Output                       | [1] = Pulls Low<br>[0] = Hi-Z (Default)   |
| GI0[6]   | GPIO2 Output                       | [1] = Pulls Low<br>[0] = Hi-Z (Default)   |
| GI0[5:4] | GPIO3 Configuration                | [11] = Pulls Low when Any of the ADCs Data Becomes Ready, Resets to High by Reading ADC STATUS Register 0x32 [10] = 128µs Low Pulse when Any of the ADCs Data Becomes Available [01] = 16µs Low Pulse when Any of the ADCs Data Becomes Available [00] = General Purpose Input/Output (Default) |
| GI0[3]   | GPI01 Alert Polarity Configuration | [1] = Alert on GPIO1 Input High<br>[0] = Alert on GPIO1 Input Low (Default)   |
| GI0[2]   | GPIO2 Alert Polarity Configuration | [1] = Alert on GPIO2 Input High<br>[0] = Alert on GPIO2 Input Low (Default)   |
| GI0[1]   | GPIO3 Alert Polarity Configuration | [1] = Alert on GPIO3 Input High (Default)<br>[0] = Alert on GPIO3 Input Low   |
| GI0[0]   | GPIO3 Output                       | [1] = Pulls Low (Default)<br>[0] = Hi-Z   |

#### Table 19. GPIO4 CONTROL Register (0x97) - Read/Write

| BIT     | NAME            | OPERATION  |
|---------|-----------------|--|
| GC[7]   | Alert Generated | [1] = Alert Generated [0] = No Alert Generated Latched to 1 when an Alert is generated and can be cleared via I <sup>2</sup> C by writing a 0 to it or setting CTRLB[7] (Table 6) to 1 |
| GC[6]   | GPIO4 Output    | [1] = Pulls Low<br>[0] = Hi-Z (Default)  |
| GC[5:0] | Reserved        | Always Returns 000000, Not Writable  |

# Table 20. Register Data Format – Read/Write: ADC, Min/Max ADC, Min/Max ADC Threshold, ISUM, Min/Max ISUM, Min/Max ISUM Threshold

#### 12-Bit Mode:

|              | BIT(7)   | BIT(6)   | BIT(5)  | BIT(4)  | BIT(3)  | BIT(2)  | BIT(1)  | BIT(0)  |
|--------------|----------|----------|---------|---------|---------|---------|---------|---------|
| MSB Register | Data(11) | Data(10) | Data(9) | Data(8) | Data(7) | Data(6) | Data(5) | Data(4) |
| LSB Register | Data(3)  | Data(2)  | Data(1) | Data(0) | 0       | 0       | 0       | 0       |

#### 8-Bit Mode:

|              | BIT(7)  | BIT(6)  | BIT(5)  | BIT(4)  | BIT(3)  | BIT(2)  | BIT(1)  | BIT(0)  |
|--------------|---------|---------|---------|---------|---------|---------|---------|---------|
| MSB Register | Data(7) | Data(6) | Data(5) | Data(4) | Data(3) | Data(2) | Data(1) | Data(0) |
| LSB Register | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

# Table 21. Register Data Format – Read/Write: Power, Min/Max Power, Min/Max Power Threshold, PSUM, Min/Max PSUM, Min/Max PSUM Threshold


#### 12-Bit Mode:

|               | BIT(7)   | BIT(6)   | BIT(5)   | BIT(4)   | BIT(3)   | BIT(2)   | BIT(1)   | BIT(0)   |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|
| MSB2 Register | Data(23) | Data(22) | Data(21) | Data(20) | Data(19) | Data(18) | Data(17) | Data(16) |
| MSB1 Register | Data(15) | Data(14) | Data(13) | Data(12) | Data(11) | Data(10) | Data(9)  | Data(8)  |
| LSB Register  | Data(7)  | Data(6)  | Data(5)  | Data(4)  | Data(3)  | Data(2)  | Data(1)  | Data(0)  |


#### 8-Bit Mode:

|               | BIT(7)   | BIT(6)   | BIT(5)   | BIT(4)   | BIT(3)   | BIT(2)   | BIT(1)  | BIT(0)  |
|---------------|----------|----------|----------|----------|----------|----------|---------|---------|
| MSB2 Register | Data(15) | Data(14) | Data(13) | Data(12) | Data(11) | Data(10) | Data(9) | Data(8) |
| MSB1 Register | Data(7)  | Data(6)  | Data(5)  | Data(4)  | Data(3)  | Data(2)  | Data(1) | Data(0) |
| LSB Register  | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |

#### -48V Redundant Feed with Transient Protection to 200V (1.5kHz I<sup>2</sup>C Interface)




High Side and Low Side Current Sensing on a Wide Range Supply



Rev A


### **Dual 12V High Power Monitor with One Negative Voltage Monitor**



TEMPERATURE T(°C) = CODE<sub>GPIO2</sub>/8 – 273.15  $V_{NEG}(V) = 36.955 \times CODE_{GPIO1} \times GPIO \ LSB \ STEP \ SIZE - 64.7191, -60V < V_{NEG} < 0V$ 

2992 TA04


#### Power Monitor for 48V, 500W Electric Bike/Scooter



PIN NOT USED IN LTC2997 CIRCUIT: V<sub>REF</sub>

TEMPERATURE  $T(^{\circ}C) = CODE_{GPI01}/8 - 273.15$ 


### Four Quadrant Power Monitor (10kHz I<sup>2</sup>C Interface)



\*MAX EMITTER-BASE BREAKDOWN VOLTAGE OF Q4, Q5 SHOULD BE LESS THAN 7V


$$\begin{aligned} & \text{CODE}_{\text{GPIO1}} = \frac{|V_{\text{INI}} - |V_{\text{RSENSE}}| - |V_{\text{DS}, 0.2}|}{51} \times \frac{1}{\text{GPIO LSB STEP SIZE}} \\ & \text{CODE}_{\text{GPIO2}} = \frac{|V_{\text{INI}} - |V_{\text{DS}, 0.3}|}{51} \times \frac{1}{\text{GPIO LSB STEP SIZE}} \\ & \text{IF CODE}_{\text{GPIO1}} \times \text{CODE}_{\text{GPIO2}}. & \text{MEASURED V}_{\text{IN}} = - [\text{CODE}_{\text{GPIO1}} \times \text{GPIO LSB STEP SIZE} \times 51]} \\ & \text{IF CODE}_{\text{GPIO1}} < \text{CODE}_{\text{GPIO2}}. & \text{MEASURED V}_{\text{IN}} = - [\text{CODE}_{\text{GPIO2}} \times \text{GPIO LSB STEP SIZE} \times 51]} \\ & \text{V}_{\text{DS}, 0.2}. & \text{V}_{\text{DS}, 0.3} & \text{ARE DRAIN TO SOURCE VOLTAGE OF 02 AND 03} \\ & \text{V}_{\text{RSENSE}} & \text{IS VOLTAGE ACROSS RSENSE} \end{aligned}$$

#### **Power Efficiency Meter**




MTOP, MBOT: BSC520N15NS3G D<sub>EXT</sub>: DIODES INC. SMAZ12-13-F L1: WURTH 7443633300 C<sub>OUTA</sub>: SUNCON 35CE68LX

### **Bidirectional 30V to 300V High Side Power Monitor**



### Bipolar Supply Power Monitor (1.5kHz I<sup>2</sup>C Interface)



\*DIODES ENSURE LTC2992-1'S OPERATION WHEN EITHER SUPPLY FAILS OPEN


2992 TA09

# PACKAGE DESCRIPTION


Please refer to http://www.linear.com/product/LTC2992#packaging for the most recent package drawings.

#### DE Package 16-Lead Plastic DFN (4mm × 3mm)

(Reference LTC DWG # 05-08-1732 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



#### NOTE:


- 1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WGED-3) IN JEDEC PACKAGE OUTLINE MO-229
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC2992#packaging for the most recent package drawings.

#### **MS Package** 16-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1669 Rev A)




- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

# **REVISION HISTORY**

| REV | DATE  | DESCRIPTION                         | PAGE NUMBER |
|-----|-------|-------------------------------------|-------------|
| Α   | 04/18 | Corrected DATA Pointers in Figure 7 | 19          |

### **Bidirectional Wide Range Power Monitor**



# **RELATED PARTS**

| PART NUMBER | DESCRIPTION  | COMMENTS   |
|-------------|--|--|
| LT®2940     | Power and Current Monitor  | 4-Quadrant Multiplication, ±5% Power Accuracy, 4V to 80V Operation     |
| LTC2941     | I <sup>2</sup> C Battery Gas Gauge   | 2.7V to 5.5V Operation, 1% Charge Accuracy                             |
| LTC2942     | I <sup>2</sup> C Battery Gas Gauge   | 2.7V to 5.5V Operation, 1% Charge, Voltage and Temperature             |
| LTC2943     | High Voltage Battery Gas Gauge   | 3.6V to 20V Operation, 1% Charge, Voltage, Current and Temperature     |
| LTC2945     | Wide Range I <sup>2</sup> C Power Monitor                                  | 0V to 80V Operation, 12-Bit ADC with ±0.75% TUE                        |
| LTC2947     | Power/Energy Monitor with Integrated Sense Resistor                        | ±30A Current Range with 9mA Offset                                     |
| LTC2990     | Quad I <sup>2</sup> C Temperature, Voltage and Current Monitor             | 3V to 5.5V Operation, 14-Bit ADC                                       |
| LTC4150     | Coulomb Counter/Battery Gas Gauge  | 2.7V to 8.5V Operation, Voltage-to-Frequency Converter                 |
| LTC4151     | High Voltage I <sup>2</sup> C Current and Voltage Monitor                  | 7V to 80V Operation, 12-Bit Resolution with ±1.25% TUE                 |
| LTC4215     | Single Channel, Hot Swap Controller with I <sup>2</sup> C<br>Monitoring    | 8-Bit ADC, Adjustable Current Limit and Inrush, 2.9V to 15V Operation  |
| LTC4222     | Dual Channel, Hot Swap Controller with I <sup>2</sup> C<br>Monitoring      | 10-Bit ADC, Adjustable Current Limit and Inrush, 2.9V to 29V Operation |
| LTC4260     | Positive High Voltage Hot Swap Controller with I <sup>2</sup> C Monitoring | 8-Bit ADC, Adjustable Current Limit and Inrush, 8.5V to 80V Operation  |
| LTC4261     | Negative High Voltage Hot Swap Controller with I <sup>2</sup> C Monitoring | 10-Bit ADC, Floating Topology, Adjustable Inrush                       |
|             |  | l.   |