

# Self-Protected Low Side Driver with Temperature and Current Limit

65 V, 7.0 A, Single N-Channel

# **NCV8406A, NCV8406B**

NCV8406A/B is a three terminal protected Low-Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain-to-Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.

#### **Features**


- Short Circuit Protection
- Thermal Shutdown with Automatic Restart
- Over Voltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- These Devices are Faster than the Rest of the NCV Devices
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


1

#### **Typical Applications**

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial

V <sub>DSS</sub> (Clamped)	R <sub>DS(on)</sub> TYP	I <sub>D</sub> TYP (Limited)
65 V	210 mΩ	7.0 A





A = Assembly Location

Y = Year W, WW = Work Week

xxxxx = 8406A or 8406B
G or = = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information page 10 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 10.

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V <sub>DSS</sub>	60	Vdc
Gate-to-Source Voltage	$V_{GS}$	±14	Vdc
Drain Current Continuous	I <sub>D</sub>	Internally	/ Limited
Total Power Dissipation – SOT–223 Version  @ T <sub>A</sub> = 25°C (Note 1)  @ T <sub>A</sub> = 25°C (Note 2)	P <sub>D</sub>	1.25 1.81	W
Total Power Dissipation – DPAK Version  @ T <sub>A</sub> = 25°C (Note 1)  @ T <sub>A</sub> = 25°C (Note 2)	P <sub>D</sub>	1.31 2.31	W
Thermal Resistance – SOT–223 Version Junction–to–Soldering Point Junction–to–Ambient (Note 1) Junction–to–Ambient (Note 2)	R <sub>θ</sub> Js R <sub>θ</sub> JA R <sub>θ</sub> JA	7.0 100 69	°C/W
Thermal Resistance – DPAK Version Junction-to-Soldering Point Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	R <sub>θ</sub> Js R <sub>θ</sub> JA R <sub>θ</sub> JA	1.0 95 54	°C/W
Single Pulse Inductive Load Switching Energy (Starting $T_J = 25^{\circ}C$ , $V_{DD} = 50$ Vdc, $V_{GS} = 5.0$ Vdc, $I_L = 2.1$ Apk, $L = 50$ mH, $R_G = 25~\Omega$ )	E <sub>AS</sub>	110	mJ
Load Dump Voltage (VGS = 0 and 10 V, RI = 2 $\Omega$ , RL = 7 $\Omega$ , td = 400 ms)	$V_{LD}$	75	V
Operating Junction Temperature Range	TJ	-40 to 150	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface mounted onto minimum pad size (100 sq/mm) FR4 PCB, 1 oz cu.

2. Mounted onto 1" square pad size (700 sq/mm) FR4 PCB, 1 oz cu.




Figure 1. Voltage and Current Convention

## MOSFET ELECTRICAL CHARACTERISTICS ( $T_J = 25$ °C unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS			•	•		
Drain-to-Source Clamped Breakdown Voltage (V <sub>GS</sub> = 0 V, I <sub>D</sub> = 2 mA)			60	65	70	V
Zero Gate Voltage Drain Curre (V <sub>DS</sub> = 52 V, V <sub>GS</sub> = 0 V)	ent	I <sub>DSS</sub>	-	22	100	μΑ
Gate Input Current (V <sub>GS</sub> = 5.0 V, V <sub>DS</sub> = 0 V)		I <sub>GSS</sub>	-	30	100	μΑ
ON CHARACTERISTICS						
Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 150 \mu A$ ) Threshold Temperature Coefficients	cient	V <sub>GS(th)</sub>	1.2	1.66 4.0	2.0	V -mV/°C
Static Drain-to-Source On-Re (V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.0 A, T <sub>J</sub> @		R <sub>DS(on)</sub>	-	185	210	mΩ
Static Drain-to-Source On-Re $(V_{GS} = 5.0 \text{ V}, I_D = 2.0 \text{ A}, T_J @ (V_{GS} = 5.0 \text{ V}, I_D = 2.0  A$	25°C)	R <sub>DS(on)</sub>	- -	210 445	240 520	mΩ
Source-Drain Forward On Vol $(I_S = 7.0 \text{ A}, V_{GS} = 0 \text{ V})$	tage	$V_{SD}$	-	0.9	1.1	V
SWITCHING CHARACTERIS	FICS (Note 6)					
Turn-on Delay Time	$R_L = 6.6 \ \Omega, \ V_{in} = 0 \ to \ 10 \ V, \ V_{DD} = 13.8 \ V, \ I_D = 2.0 \ A, \ 10\% \ V_{in} \ to \ 10\% \ I_D$	td <sub>(on)</sub>	-	127	-	ns
Turn-on Rise Time	$R_L = 6.6 \ \Omega, \ V_{in} = 0 \ to \ 10 \ V, \ V_{DD} = 13.8 \ V, \ I_D = 2.0 \ A, \ 10\% \ I_D \ to \ 90\% \ I_D$	t <sub>rise</sub>	-	486	_	ns
Turn-off Delay Time	$R_L = 6.6 \ \Omega, \ V_{in} = 0 \text{ to } 10 \ V, \ V_{DD} = 13.8 \ V, \ I_D = 2.0 \ A, \ 90\% \ V_{in} \ \text{to } 90\% \ I_D$	td <sub>(off)</sub>	-	1600	_	ns
Turn-off Fall Time	$R_L = 6.6 \ \Omega, \ V_{in} = 0 \text{ to } 10 \ V, \ V_{DD} = 13.8 \ V, \ I_D = 2.0 \ A, \ 90\% \ I_D \ to \ 10\% \ I_D$	t <sub>fall</sub>	-	692	_	ns
Slew Rate ON	$R_L = 6.6 \ \Omega, \ V_{in} = 0 \text{ to } 10 \ V, \ V_{DD} = 13.8 \ V, \ I_D = 2.0 \ A, \ 70\% \ to \ 50\% \ V_{DD}$	dV <sub>DS</sub> /dT <sub>on</sub>	-	79	_	V/μs
Slew Rate OFF	$R_L = 6.6 \ \Omega, \ V_{in} = 0 \text{ to } 10 \ V, \ V_{DD} = 13.8 \ V, \ I_D = 2.0 \ A, 50\% \ to 70\% \ V_{DD}$	dV <sub>DS</sub> /dT <sub>off</sub>	_	27	_	V/μs
SELF PROTECTION CHARAC	TERISTICS (Note 4)					
Current Limit	$\begin{array}{c} V_{DS} = 10 \text{ V}, V_{GS} = 5.0 \text{ V}, T_J = 25^{\circ}\text{C (Notes 5, 7)} \\ V_{DS} = 10 \text{ V}, V_{GS} = 5.0 \text{ V}, T_J = 150^{\circ}\text{C (Notes 5, 6, 7)} \\ V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, T_J = 25^{\circ}\text{C (Notes 5, 7)} \\ \end{array}$	I <sub>LIM</sub>	5.0 3.5 6.5	7.0 4.5 8.5	9.5 6.0 10.5	А
Temperature Limit (Turn-off)	V <sub>GS</sub> = 5.0 V (Notes 6, 7)	T <sub>LIM(off)</sub>	150	180	200	°C
Thermal Hysteresis	V <sub>GS</sub> = 5.0 V	$\Delta T_{LIM(on)}$	-	10	-	°C
Temperature Limit (Turn-off)	V <sub>GS</sub> = 10 V (Notes 6, 7)	T <sub>LIM(off)</sub>	150	180	200	°C
Thermal Hysteresis	V <sub>GS</sub> = 10 V	$\Delta T_{LIM(on)}$	-	20	-	°C
Input Current during $V_{DS} = 0 \text{ V, } V_{GS} = 5.0 \text{ V, } T_J = T_J > T_{\text{(fault)}} \text{ (Note 6)}$ Thermal Fault $V_{DS} = 0 \text{ V, } V_{GS} = 10 \text{ V, } T_J = T_J > T_{\text{(fault)}} \text{ (Note 6)}$		I <sub>g(fault)</sub>	- -	5.9 12.3	-	mA
ESD ELECTRICAL CHARACT	ERISTICS					
Electro-Static Discharge Capability Human Body Model (HBM) Machine Model (MM)		ESD	6000 500	_ _	_ _	V


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

4. Fault conditions are viewed as beyond the normal operating range of the part.

- 5. Current limit measured at 380 μs after gate pulse.
- 6. Not subject to production test.
  7. Refer to Application Note AND8202/D for dependence of protection features on gate voltage.

## **TYPICAL PERFORMANCE CURVES**



 $\label{eq:VDS} V_{DS}\left(V\right)$  Figure 6. On–state Output Characteristics

10

0

 $\label{eq:VGS} V_{GS}\left(V\right)$  Figure 7. Transfer Characteristics

5

15

0

0

 $V_{GS} = 2.5 \text{ V}$ 

## **TYPICAL PERFORMANCE CURVES**




Figure 8. R<sub>DS(on)</sub> vs. Gate-Source Voltage




Figure 9. R<sub>DS(on)</sub> vs. Drain Current




Figure 10. Normalized R<sub>DS(on)</sub> vs. Temperature




Figure 11. Current Limit vs. Gate-Source Voltage




Figure 12. Current Limit vs. Junction Temperature





Figure 13. Drain-to-Source Leakage Current


## **TYPICAL PERFORMANCE CURVES**



1100 1000 -40°C 900 V<sub>SD</sub> (mV) 25°C 800 100°C 700 150°C 600  $V_{GS} = 0 V$ 500 5 6 2 3 4 8 9 10 I<sub>S</sub> (A)

Figure 14. Normalized Threshold Voltage vs. Temperature

Figure 15. Source-Drain Diode Forward Characteristics






Figure 16. Resistive Load Switching Time vs.
Gate-Source Voltage

Figure 17. Resistive Load Switching Time vs.
Gate Resistance




Figure 18. Drain-Source Voltage Slope during Turn On and Turn Off vs. Gate Resistance

## **TYPICAL PERFORMANCE CURVES**




Figure 19.  $R_{\theta JA}$  vs. Copper Area – SOT–223

Figure 20.  $R_{\theta JA}$  vs. Copper Area – DPAK




Figure 21. Transient Thermal Resistance - SOT-223 Version




Figure 22. Transient Thermal Resistance - DPAK Version

## **TEST CIRCUITS AND WAVEFORMS**




Figure 23. Resistive Load Switching Test Circuit




Figure 24. Resistive Load Switching Waveforms

## **TEST CIRCUITS AND WAVEFORMS**




Figure 25. Inductive Load Switching Test Circuit




Figure 26. Inductive Load Switching Waveforms

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV8406ASTT1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NCV8406ASTT3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NCV8406BDTRKG	DPAK (Pb-Free)	2500 / Tape & Reel

## **DISCONTINUED** (Note 8)

NCV8406ADTRKG	DPAK	2500 / Tape & Reel
	(Pb-Free)	·

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>8.</sup> **DISCONTINUED:** This device is not recommended for new design. Please contact your **onsemi** representative for information. The most current information on this device may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.








SOT-223 (TO-261) CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 










#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. AI IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
Ø	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
U	0.24	0.29	0.35	
D	6.30	6.50	6.70	
Е	3.30	3.50	3.70	
е		2,30 BSC	,	
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
θ	0°		10°	



RECOMMENDED MOUNTING FOOTPRINT

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

## **SOT-223 (TO-261)** CASE 318E-04 ISSUE R

**DATE 02 OCT 2018** 

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

# GENERIC MARKING DIAGRAM\*



A = Assembly Location

Y = Year W = Work Week

XXXXX = Specific Device Code

= Pb-Free Package

(Note: Microdot may be in either location) \*This information is generic. Please refer to

device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED of the control of	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

## **DPAK (SINGLE GAUGE)**

CASE 369C **ISSUE G** 

**DATE 31 MAY 2023** 






- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.


  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  DIMENSIONS D AND E ARE DETERMINED AT THE
  OUTERMOST EXTREMES OF THE PLASTIC BODY.
  DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
  DETININAL MOLD ESCALUPE.

- OPTIONAL MOLD FEATURE.

Ψ

DIM	INCHES		MILLIMET	
DIM	MIN.	MAX.	MIN.	MAX.
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
C	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Ε	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	REF 2.90 RE		REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040	-	1.01
Z	0.155		3.93	









ALTERNATE


CONSTRUCTIONS





DETAIL A CW ROTATED 90°

## **GENERIC MARKING DIAGRAM\***



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

RECOMMENDED MOUNTING FOOTPRINT\* \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

022	LE 3: STYLE 4: I 1. ANODE PIN 1. CATH 2. CATHODE 2. ANO 3. ANODE 3. GATH 4. CATHODE 4. ANO	DE 2. ANODE E 3. CATHODE
-----	--	-----------------------------

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE 4. CATHODE

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales