High Voltage High and Low **Side Driver**

The NCP5181 is a High Voltage Power MOSFET Driver providing two outputs for direct drive of 2 N-channel power MOSFETs arranged in a half-bridge (or any other high-side + low-side) configuration.

It uses the bootstrap technique to insure a proper drive of the High-side power switch. The driver works with 2 independent inputs to accommodate any topology (including half-bridge, asymmetrical half-bridge, active clamp and full-bridge...).

Features

- High Voltage Range: up to 600 V
- dV/dt Immunity ±50 V/nsec
- Gate Drive Supply Range from 10 V to 20 V
- High and Low DRV Outputs
- Output Source / Sink Current Capability 1.4 A / 2.2 A
- 3.3 V and 5 V Input Logic Compatible
- Up to V_{CC} Swing on Input Pins
- Matched Propagation Delays between Both Channels
- Outputs in Phase with the Inputs
- NOTRECOMME • Independent Logic Inputs to Accommodate All Topologies
- Under V_{CC} LockOut (UVLO) for Both Channels
- Pin to Pin Compatible with IR2181(S)
- These are Pb-Free Devices

Applications

- High Power Energy Management
- Half-bridge Power Converters
- SE CONTACT • Any Complementary Drive Converters (asymmetrical half-bridge, active clamp)
- Full-bridge Converters
- Bridge Inverters for UPS Systems


PIN ASSIGNMENT


PIN	FUNCTION
IN_HI	Logic Input for High Side Driver Output In Phase
IN_LO	Logic Input for Low Side Driver Output In Phase
GND	Ground
DRV_LO	Low Side Gate Drive Output
V _{CC}	Low Side and Main Power Supply
V _{BOOT}	Bootstrap Power Supply
DRV_HI	High Side Gate Drive Output
BRIDGE	Bootstrap Return or High Side Floating Supply Return



ON Semiconductor®

www.onsemi.com





NCP5181P.

ALYWX

Η

5181 = Specific Device Code

- = Assembly Location Α 1
 - = Wafer Lot
- Y, YY = Year
- W, WW = Work Week
- G or = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NCP5181PG	PDIP-8 (Pb-Free)	50 Units/Tube
NCP5181DR2G	SOIC-8 (Pb-Free)	2.500/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 2. Detailed Block Diagram

MAXIMUM RATINGS

Main Power Supply Voltage V _{CC} -0.3 to 20 V VHV: High Voltage BOT Pin V _{BOOT} -1 to 620 V VHV: High Voltage BRIDGE Pin VBRIDGE 0 to 20 V VHV: High Voltage BRIDGE Pin VBRIDGE 0 to 20 V VHV: High Voltage Cutput Voltage VBRIDGE 0 to 20 V VHV: High Side Output Voltage VDRV_HI VBRIDGE 0 to 20 V Allowable Output Voltage VDRV_HI VBRIDGE 0 to 20 V Allowable Output Voltage VDRV_HI VBRIDGE 0 to 20 V Allowable Output Silw Rate dVBRIDGE/dt 50 Vins Inputs IN_HI, IN_LO VIN_XX -1.0 to VCc+0.3 V ESD Capability: PURPS Except Pins 6-7-8) 2.0 kV Machine Model (All Pins Except Pins 6-7-8) 2.0 kV Latchup Capability per Jedec JESD78 2.0 V Power Dissipation and Thermal Resistance, Junction-to-Air Rui,A 100 SO-8: Thermal Resistance, Junction-to-Air Rui,A 100 °C,W SO-8: Thermal Resistance, Junction-to-Air Rui,A 100 °C,W SO-8: Thermal Resistance, Junction-to-Air Rui,A 100 °C,W SO-8: Thermal Resistance,		Symbol	Value	Unit
VHV: High Voltage BRIDGE Pin VBRIDGE -1 to 600 V VHV: Floating Supply Voltage VBOOT - VBRIDGE 0 to 20 V VHV: High Side Output Voltage VDRV_HI VBRIDGE-0.3 to VBOOT+0.3 V Low Side Output Voltage VDRV_LO -0.3 to VCC+0.3 V Allowable Output Slew Rate dVBRIDGE/dt 50 V/ns Inputs IN_HI, IN_LO VIN_XX -1.0 to VCC+0.3 V ESD Capability: 400 Model (All Pins Except Pins 6-7-8) 2.0 kV Machine Model (All Pins Except Pins 6-7-8) 2.0 V V Latchup Capability per Jedec JESD78 -0000 V V Power Dissipation and Thermal Characteristics POIP8: Thermal Resistance, Junction-to-Air RBJA 100 °C/W	Main Power Supply Voltage	V _{CC}	–0.3 to 20	V
VHV: Floating Supply Voltage VBOOT - VBRIDGE 0 to 20 V VHV: High Side Output Voltage VDRV_HI VBRIDGE-0.3 to VBOOT+0.3 V Low Side Output Voltage VDRV_LO -0.3 to VCC+0.3 V Allowable Output Slew Rate dVBRIDGE/dt 50 V/ns Inputs IN_HI, IN_LO VIN_XX -1.0 to VCC+0.3 V ESD Capability: 2.0 kV kV Machine Model (All Pins Except Pins 6-7-8) 2.0 kV Latchup Capability per Jedec JESD78 - - Power Dissipation and Thermal Characteristics ReJA 100 °C/W PDIP8: Thermal Resistance, Junction-to-Air ReJA 100 °C/W	VHV: High Voltage BOOT Pin	V _{BOOT}	-1 to 620	V
VHV: High Side Output Voltage V N V N <t< td=""><td>VHV: High Voltage BRIDGE Pin</td><td>V_{BRIDGE}</td><td>-1 to 600</td><td>V</td></t<>	VHV: High Voltage BRIDGE Pin	V _{BRIDGE}	-1 to 600	V
Low Side Output Voltage VDRV_LO -0.3 to V _{CC} +0.3 V Allowable Output Slew Rate dVBRIDGE/dt 50 V/ns Inputs IN_HI, IN_LO VIN_XX -1.0 to V _{CC} +0.3 V ESD Capability: VIN_XX -1.0 to V _{CC} +0.3 V Human Body Model (All Pins Except Pins 6-7-8) 2.0 kV Machine Model (All Pins Except Pins 6-7-8) 2.0 V Latchup Capability per Jedec JESD78	VHV: Floating Supply Voltage	V _{BOOT} – V _{BRIDGE}	0 to 20	V
Allowable Output Slew Rate dVBRIDGE/dt 50 V/ns Inputs IN_HI, IN_LO VIN_XX -1.0 to V _{CC} +0.3 V ESD Capability: 2.0 kV Human Body Model (All Pins Except Pins 6-7-8) 2.0 kV Machine Model (All Pins Except Pins 6-7-8) 2.0 V Latchup Capability per Jedec JESD78	VHV: High Side Output Voltage	V _{DRV_HI}	V _{BRIDGE} -0.3 to V _{BOOT} +0.3	V
Inputs IN_HI, IN_LO VIN_XX -1.0 to V _{CC} +0.3 V ESD Capability: Human Body Model (All Pins Except Pins 6-7-8) Machine Model (All Pins Except Pins 6-7-8) Latchup Capability per Jedec JESD78 Power Dissipation and Thermal Characteristics PDIP8: Thermal Resistance, Junction-to-Air SO-8: Thermal Resistance, Junction-to-Air	Low Side Output Voltage	V _{DRV_LO}	–0.3 to V _{CC} +0.3	V
ESD Capability: 2.0 kV Human Body Model (All Pins Except Pins 6–7–8) 2.0 kV Machine Model (All Pins Except Pins 6–7–8) 200 V Latchup Capability per Jedec JESD78 200 V Power Dissipation and Thermal Characteristics 80JA 100 PDIP8: Thermal Resistance, Junction–to–Air 80JA 100 SO–8: Thermal Resistance, Junction–to–Air 80JA 178	Allowable Output Slew Rate	dV _{BRIDGE} /d _t	50	V/ns
Human Body Model (All Pins Except Pins 6–7–8) Machine Model (All Pins Except Pins 6–7–8) Latchup Capability per Jedec JESD78 Power Dissipation and Thermal Characteristics PDIP8: Thermal Resistance, Junction–to–Air SO–8: Thermal Resistance, Junction–to–Air	Inputs IN_HI, IN_LO	V _{IN_XX}	–1.0 to V _{CC} +0.3	V
Power Dissipation and Thermal Characteristics PDIP8: Thermal Resistance, Junction-to-Air SO-8: Thermal Resistance, Junction-to-Air	Human Body Model (All Pins Except Pins 6-7-8)			
PDIP8: Thermal Resistance, Junction–to–Air R _{0JA} 100 SO–8: Thermal Resistance, Junction–to–Air R _{0JA} 178	Latchup Capability per Jedec JESD78			
Maximum Operating Junction Temperature TJ_max +150 °C	PDIP8: Thermal Resistance, Junction-to-Air SO-8: Thermal Resistance, Junction-to-Air	Reia	178	°C/W
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functional should not be assumed, damage may occur and reliability may be affected.	Maximum Operating Junction Temperature	T _{J max}	+150	°C
		DEDF	nsention	

$\textbf{ELECTRICAL CHARACTERISTICS} (V_{CC} = V_{boot} = 15 \text{ V}, V_{gnd} = V_{bridge}, -40^{\circ}C < T_A < 125^{\circ}C, \text{ Outputs loaded with 1 nF})$

Rating	Symbol	TA	–40°C to 125	i°C	Units
OUTPUT SECTION					
		Min	Тур	Max	
Output High Short Circuit pulsed Current V_{DRV} = 0 V, PW \leq 10 μ s, (Note 1)	I _{DRVhigh}	-	1.4	-	A
Output Low Short Circuit Pulsed Current $V_{DRV} = V_{CC}$, PW \leq 10 μ s, (Note 1)	I _{DRVlow}	-	2.2	-	A
Output Resistor (Typical Value @ 25°C Only) Source	R _{OH}	-	5	12	Ω
Output Resistor (Typical Value @ 25°C Only) Sink	R _{OL}	-	2	8	Ω
DYNAMIC OUTPUT SECTION	•				
Rating	Symbol	Min	Тур	Мах	Units
Turn-on Propagation Delay (V _{bridge} = 0 V)	t _{ON}	-	100	170	ns
Turn-off Propagation Delay (V _{bridge} = 0 V or 50 V) (Note 2)	tOFF	-	100	170	ns
Output Voltage Risetime (from 10% to 90% @ V_{CC} = 15 V) with 1 nF Load	tr	-	40	60	ns
Output Voltage Falling Edge	t _f		20	40	ns

Output Voltage Falling Edge (from 90% to 10% @ V _{CC} = 15 V) with 1 nF Load	tj	21	20		40
Propagation Delay Matching between the High Side and the Low Side @ 25°C (Note 3)	Δ_{t}	FU	20	4	35
Minimum Input Pulse Width that Changes the Output	[‡] ₽₩	0	NL.		100
INPUT SECTION	ENVIE	221			

Low Level Input Voltage Threshold	KO,	-	0.8	V
Input Pulldown Resistor (V _{IN} < 0.5 V)		200	-	kΩ
High Level Input Voltage Threshold	2.3	-	-	V
SUPPLY SECTION				


ns

ns


SUPPLY SECTION					
V _{CC} UV Startup Voltage Threshold	V _{CC_stup}	7.9	8.9	9.8	V
V _{CC} UV Shutdown Voltage Threshold	V _{CC_shtdwn}	7.3	8.2	9.0	V
Hysteresis on V _{CC}	V _{CC_hyst}	0.3	0.7	-	V
V _{boot} Startup Voltage Threshold Reference to Bridge Pin (V _{boot_stup} = V _{boot} - V _{bridge})	V _{boot_stup}	7.9	8.9	9.8	V
V _{boot} UV Shutdown Voltage Threshold	V _{boot_shtdwn}	7.3	8.2	9.0	V
Hysteresis on V _{boot}	V _{boot_shtdwn}	0.3	0.7	-	V
Leakage Current on High Voltage Pins to GND (V _{BOOT} = V _{BRIDGE} = DRV_HI = 600 V)	I _{HV_LEAK}	-	0.5	40	μΑ
Consumption in Active Mode $(V_{CC} = V_{boot}, f_{sw} = 100 \text{ kHz} \text{ and } 1 \text{ nF Load on Both Driver Outputs})$	I _{CC1}	-	4.5	6.5	mA
Consumption in Inhibition Mode (V _{CC} = V _{boot})	I _{CC2}	-	250	400	μΑ
V _{CC} Current Consumption in Inhibition Mode	I _{CC3}	-	215	-	μΑ
V _{boot} Current Consumption in Inhibition Mode	I _{CC4}	-	35	-	μA


*Note: see also characterization curves


1. Guaranteed by design. 2. Turn-off propagation delay @ V_{bridge} = 600 V is guaranteed by design 3. See characterization curve for Δ_t parameters variation on the full range temperature. 4. Timing diagram definition see Figures 4, 5 and 6.





















onsemi



A = Assembly Location

- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	CUMENT NUMBER: 98ASB42420B Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: PDIP-8 PAGE 1 OF 1				
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Onsemi does not convey any license under its patent rights or others.				

onsemi



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
the right to make changes without furth purpose, nor does onsemi assume as	er notice to any products herein. onsemi make ny liability arising out of the application or use	LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr- of any product or circuit, and specifically disclaims any and all liability, incl e under its patent rights nor the rights of others.	roducts for any particular	

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE

6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK

7. VOULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>