# **DUSEWI**

## Green Mode Fairchild –<br>Green Mode Fairchild<br>Power Switch (FPS™)

## FSCQ Series

## **FSCQ0765RT / FSCQ0965RT / FSCQ1265RT / FSCQ1565RT**

## **Description**

A Quasi−Resonant Converter (QRC) typically shows lower EMI and higher power conversion efficiency compared to a conventional hard−switched converter with a fixed switching frequency. Therefore, a QRC is well suited for noise−sensitive applications, such as color TV and audio. Each product in the FSCQ series contains an integrated Pulse Width Modulation (PWM) controller and a SENSEFET<sup>®</sup>. This series is specifically designed for quasi−resonant off−line Switch Mode Power Supplies (SMPS) with minimal external components. The PWM controller includes an integrated fixed frequency oscillator, under−voltage lockout, leading−edge blanking (LEB), optimized gate driver, internal soft−start, temperature−compensated precise current sources for loop compensation, and self−protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSCQ series can reduce total cost, component count, size, and weight; while increasing efficiency, productivity, and system reliability. These devices provide a basic platform for cost−effective designs of quasi−resonant switching flyback converters.

## **Features**

- Optimized for Quasi−Resonant Converter (QRC)
- Advanced Burst−Mode Operation for under 1 W Standby Power Consumption
- Pulse−by−Pulse Current Limit
- Overload Protection (OLP) Auto Restart
- Over−Voltage Protection (OVP) Auto Restart
- Abnormal Over−Current Protection (AOCP) Latch
- Internal Thermal Shutdown (TSD) Latch
- Under−Voltage Lockout (UVLO) with Hysteresis
- Low Startup Current (Typical: 25 µA)
- Internal High Voltage SENSEFET
- Built−in Soft−Start (20 ms)
- Extended Quasi−Resonant Switching
- This is a Pb−Free and Halid−Free Device

## **Applications**

- CTV
- Audio Amplifier

## **Related Resources**

- [https://www.onsemi.com/pub/Collateral/AN](https://www.onsemi.com/pub/Collateral/AN-4146.pdf)−4146.pdf
- [https://www.onsemi.com/pub/Collateral/AN](https://www.onsemi.com/pub/Collateral/AN-4140.pdf)−4140.pdf



**TO−220−5 CASE 340BH**

#### **MARKING DIAGRAM**



= Assembly Plant Code &3 = Date Code (Year & Week)  $&K = Lot Code$ CQXX65RT = Specific Device Code  $XX = 07, 09, 12, 15$ 

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [31](#page-30-0) of this data sheet.



**Figure 1. Typical Flyback Application**

## **Table 1. MAXIMUM OUTPUT POWER** (Note 1)



1. The junction temperature can limit the maximum output power.

2. 230 V<sub>AC</sub> or 100/115 V<sub>AC</sub> with doubler.<br>3. Maximum practical continuous power in an open frame design at 50°C ambient.

## **Internal Block Diagram**



**Figure 2. Functional Block Diagram**

## **Pin Configuration**



**Figure 3. Pin Assignments (Top View)**

## **PIN DESCRIPTION**



## **ABSOLUTE MAXIMUM RATINGS**  $(T_A = 25^\circ \text{C}$  unless otherwise specified)



## <span id="page-4-0"></span>**ABSOLUTE MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise specified) (continued)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. Repetitive rating: pulse width limited by maximum junction temperature.

5. L = 15 mH, starting T $_J$  = 25°C. These parameters, although guaranteed by design, are not tested in production.

## **THERMAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified)



## **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified)



f<sub>SYL</sub> Extended QR Disable Frequency **Figure 1** + 45 − kHz

## <span id="page-6-0"></span>**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified) (continued)



#### **CURRENT SENSE SECTION**



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. These parameters, although guaranteed, are tested only in wafer test process.

7. These parameters, although guaranteed by design, are not tested in production.

8. This parameter is the current flowing in the control IC.

9. These parameters indicate inductor current.

10.These parameters, although guaranteed, are tested only in wafer test process.

## **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 4. Operating Supply Current **Figure 5. Burst Mode Supply Current (Non−Switching)**



**Figure 6. Startup Current Figure 7. Start Threshold Voltage**







**Figure 8. Stop Threshold Voltage Figure 9. Initial Frequency**

## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)







**Figure 10. Maximum Duty Cycle Figure 11. Over−Voltage Protection**







**Figure 12. Shutdown Delay Current Figure 13. Shutdown Feedback Voltage**



**Figure 14. Feedback Source Current Figure 15. Burst Mode Feedback Source Current**

## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)





Figure 16. Feedback Offset Voltage **Figure 17. Burst Mode Enable Feedback Voltage** 



**Figure 18. Sync. Threshold in Normal QR(H) Figure 19. Sync. Threshold in Normal QR(L)**

100

150







Figure 20. Sync. Threshold in Extended QR(H) Figure 21. Sync. Threshold in Extended QR(L)

## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)



**Figure 22. Extended QR Enable Frequency Figure 23. Extended QR Disable Frequency**





**Figure 24. Pulse−by−Pulse Current Limit**

## <span id="page-11-0"></span>**Functional Description**

#### **Startup**

Figure 25 shows the typical startup circuit and the transformer auxiliary winding for the FSCQ series. Before the FSCQ series begins switching, it consumes only startup current (typically  $25 \mu A$ ). The current supplied from the AC line charges the external capacitor  $(C_{a1})$  that is connected to the  $V_{CC}$  pin. When  $V_{CC}$  reaches the start voltage of 15 V  $(V<sub>STAT</sub>)$ , the FSCQ series begins switching and its current consumption increases to IOP. Then, the FSCQ series continues normal switching operation and the power required is supplied from the transformer auxiliary winding, unless  $V_{CC}$  drops below the stop voltage of 9 V (V<sub>STOP</sub>). To guarantee stable operation of the control IC,  $V_{CC}$  has under−voltage lockout (UVLO) with 6 V hysteresis. Figure 26 shows the relationship between the operating supply current of the FSCQ series and the supply voltage  $(V_{CC})$ .



**Figure 25. Startup Circuit**





The minimum average of the current supplied from the AC is given by:

$$
I_{\text{SUP}}^{\text{AVG}} = \left(\frac{\sqrt{2 \cdot V_{\text{AC}}^{\text{MIN}}}}{\pi} - \frac{V_{\text{START}}}{2}\right) \cdot \frac{1}{R_{\text{STR}}} \quad \text{(eq. 1)}
$$

where  $V_{ac}$ <sup>min</sup> is the minimum input voltage,  $V_{START}$  is the FSCQ series' start voltage  $(15 V)$ , and  $R_{str}$  is the startup resistor. The startup resistor should be chosen so that  $I_{\text{sup}}^{\text{avg}}$  is larger than the maximum startup current (50 mA).

Once the resistor value is determined, the maximum loss in the startup resistor is obtained as:

$$
Loss = \frac{1}{R_{STR}} \cdot \left( \frac{\left( V_{AC}^{MAX} \right)^{2} + V_{STAT}^{2}}{2} - \frac{2\sqrt{2} \cdot V_{STAT} \cdot V_{AC}^{MAX}}{\pi} \right)
$$
\n
$$
\qquad (eq. 2)
$$

where  $V_{ac}$ <sup>max</sup> is the maximum input voltage.

The startup resistor should have properly rated dissipation wattage.

#### **Synchronization**

The FSCQ series employs a quasi−resonant switching technique to minimize the switching noise and loss. In this technique, a capacitor (Cr) is added between the MOSFET drain and the source, as shown in Figure 27. The basic waveforms of the quasi−resonant converter are shown in Figure [28](#page-12-0). The external capacitor lowers the rising slope of the drain voltage to reduce the EMI caused when the MOSFET turns off. To minimize the MOSFET's switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value, as shown in Figure [28.](#page-12-0)



**Figure 27. Synchronization Circuit**

<span id="page-12-0"></span>

**Figure 28. Quasi−Resonant Operation Waveforms**

The minimum drain voltage is indirectly detected by monitoring the  $V_{CC}$  winding voltage, as shown in Figure [27](#page-11-0) and Figure 29. Choose voltage dividers,  $R_{SY1}$  and  $R_{SY2}$ , so that the peak voltage of the sync signal  $(V_{s y p k})$  is lower than the OVP voltage (12 V) to avoid triggering OVP in normal operation. It is typical to set  $V_{s y p k}$  to be lower than OVP voltage by 3–4 V. To detect the optimum time to turn on MOSFET, the sync capacitor (CSY) should be determined so that  $t<sub>R</sub>$  is the same with  $t<sub>O</sub>$ , as shown in Figure 29. The  $t<sub>R</sub>$ and  $t<sub>O</sub>$  are given as:

t

$$
t_{\rm R} = R_{\rm SY2} \cdot C_{\rm SY} \cdot \ln \left( \frac{V_{\rm CO}}{2.6} \cdot \frac{R_{\rm SY2}}{R_{\rm SY1} + R_{\rm SY2}} \right)
$$
 (eq. 3)

$$
Q = \pi \cdot \sqrt{L_m \cdot C_{\Theta 0}}
$$
 (eq. 4)

$$
V_{CO} = \frac{N_a \cdot \left(V_O + V_{FO}\right)}{N_s} - V_{Fa} \hspace{1cm} (eq. 5)
$$

where:

- $L_m$  is the primary side inductance of the transformer,
- $N<sub>s</sub>$  is the number of turns for the output winding,

 $N_a$  is the number of turns for the V<sub>CC</sub> winding,

VFo is the diode forward−voltage drop of the output winding,

 $V_{Fa}$  is the diode forward–voltage drop of the  $V_{CC}$  winding; and

 $C_{\text{eo}}$  is the sum of the output capacitance of the MOSFET and the external capacitor,  $C_r$ .



**Figure 29. Normal QR Operation Waveforms**



**Figure 30. Extended Quasi−Resonant Operation**

In general, the QRC has a limitation in a wide load range application, since the switching frequency increases as the output load decreases, resulting in a severe switching loss in the light load condition. To overcome this limitation, the FSCQ series employs an extended quasi−resonant switching operation. Figure 30 shows the mode change between normal and extended quasi−resonant operations. In the normal quasi−resonant operation, the FSCQ series enters into the extended quasi−resonant operation when the switching frequency exceeds 90 kHz as the load reduces. To reduce the switching frequency, the MOSFET is turned on when the drain voltage reaches the second minimum level,

as shown in Figure 31. Once the FSCQ series enters into the extended quasi−resonant operation, the first sync signal is ignored. After the first sync signal is applied, the sync threshold levels are changed from 4.6 V and 2.6 V to 3 V and 1.8 V, respectively, and the MOSFET turn−on time is synchronized to the second sync signal. The FSCQ series returns to its normal quasi−resonant operation when the switching frequency reaches 45 kHz as the load increases.



**Figure 31. Extended QR Operation Waveforms**

#### **Feedback Control**

The FSCQ series employs current mode control, as shown in Figure 32. An optocoupler (such as **onsemi's** H11A817A) and shunt regulator (such as **onsemi's** KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R<sub>sense</sub> resistor, plus an offset voltage, makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V, the opto−coupler LED current increases, pulling down the feedback voltage and reducing the duty cycle. This typically occurs when input voltage is increased or output load is decreased.

#### *Pulse−by−Pulse Current Limit*

Because current mode control is employed, the peak current through the SENSEFET is limited by the inverting input of the PWM comparator  $(V_{fb}^*)$  as shown in Figure 32. The feedback current  $(I_{FB})$  and internal resistors are designed so that the maximum cathode voltage of diode  $D_2$ is about 2.8 V, which occurs when all IFB flows through the internal resistors. Since  $D_1$  is blocked when the feedback voltage  $(V_{fb})$  exceeds 2.8 V, the maximum voltage of the cathode of  $D_2$  is clamped at this voltage, thus clamping  $V_{fb}$ <sup>\*</sup>. Therefore, the peak value of the current through the SENSEFET is limited.

#### *Leading Edge Blanking (LEB)*

At the instant the internal SENSEFET is turned on, there is usually a high current spike through the SENSEFET, caused by the external resonant capacitor across the MOSFET and secondary−side rectifier reverse recovery. Excessive voltage across the  $R_{\text{sense}}$  resistor can lead to incorrect feedback operation in the current mode PWM control. To counter this effect, the FSCQ series employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time  $(t<sub>LEB</sub>)$  after the Sense FET is turned on.



**Figure 32. Pulse Width Modulation (PWM) Circuit**

#### **Protection Circuits**

The FSCQ series has several self−protective functions such as overload protection (OLP), abnormal over−current protection (AOCP), overvoltage protection (OVP), and thermal shutdown (TSD). OLP and OVP are auto−restart mode protections, while TSD and AOCP are latch mode protections. Because these protection circuits are fully integrated into the IC without external components, the reliability can be improved without increasing cost.

- − *Auto− Restart Mode Protection:* Once the fault condition is detected, switching is terminated and the SENSEFET remains off. This causes  $V_{CC}$  to fall. When  $V_{CC}$  falls to the under voltage lockout (UVLO) stop voltage of 9 V, the protection is reset and the FSCQ series consumes only startup current (25 mA). Then, the  $V_{CC}$  capacitor is charged up, since the current supplied through the startup resistor is larger than the current that the FPS consumes. When  $V_{CC}$  reaches the start voltage of 15 V, the FSCQ series resumes its normal operation. If the fault condition is not removed, the SENSEFET remains off and  $V_{CC}$ drops to stop voltage again. In this manner, the auto−restart can alternately enable and disable the switching of the power SENSEFET until the fault condition is eliminated (see Figure [33](#page-14-0)).
- − *Latch Mode Protection:* Once this protection is triggered, switching is terminated and the SENSEFET remains off until the AC power line is unplugged. Then,  $V_{CC}$ continues charging and discharging between 9 V and 15 V. The latch is reset only when  $V_{CC}$  is discharged to 6 V by unplugging the AC power line.

<span id="page-14-0"></span>

**Figure 33. Auto Restart Mode Protection**

#### *Overload Protection (OLP)*

Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in the normal operation, the over load protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger after a specified time to determine whether it is a transient situation or an overload situation. Because of the pulse−by−pulse current limit capability, the maximum peak current through the SENSEFET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (Vo) decreases below the set voltage. This reduces the current through the opto−coupler LED, which also reduces the opto−coupler transistor current, thus increasing the feedback voltage ( $V_{fb}$ ). If  $V_{fb}$  exceeds 2.8 V,  $D_1$  is blocked, and the 5  $\mu$ A current source starts to charge  $C_B$ slowly up to  $V_{CC}$ . In this condition, Vfb continues increasing until it reaches 7.5 V, then the switching operation is terminated as shown in Figure 34. The delay for shutdown is the time required to charge CB from 2.8 V to 7.5 V with  $5 \mu A$ . In general, a  $20 \sim 50$  ms delay is typical for most applications. OLP is implemented in auto restart mode.



**Figure 34. Overload Protection**

#### *Abnormal Over Current Protection (AOCP)*

When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SENSEFET during the LEB time. Even though the FSCQ series has OLP (Overload Protection), it is not enough to protect the FSCQ series in that abnormal case, since severe current stress will be imposed on the SENSEFET until the OLP triggers. The FSCQ series has an internal AOCP (Abnormal Over−Current Protection) circuit as shown in Figure 35. When the gate turn−on signal is applied to the power SENSEFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is then compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of SMPS. This protection is implemented in the latch mode.



#### *Over−Voltage Protection (OVP)*

If the secondary side feedback circuit malfunctions or a solder defect causes an open in the feedback path, the current through the opto−coupler transistor becomes almost zero. Then,  $V_{\text{fb}}$  climbs up in a similar manner to the over load situation, forcing the preset maximum current to be supplied to the SMPS until the over load protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the breakdown of the devices in the secondary side. In order to prevent this situation, an over voltage protection (OVP) circuit is employed. In general, the peak voltage of the sync signal is proportional to the output voltage and the FSCQ series uses a sync signal instead of directly monitoring the output voltage. If the sync signal exceeds 12 V, an OVP is triggered resulting in a shutdown of SMPS. In order to avoid undesired triggering of OVP during normal operation, the peak voltage of the sync signal should be designed to be below 12 V. This protection is implemented in the auto restart mode.

#### *Thermal Shutdown (TSD)*

The SENSEFET and the control IC are built in one package. This makes it easy for the control IC to detect abnormal over temperature of the SENSEFET. When the temperature exceeds approximately 150°C, the thermal shutdown triggers. This protection is implemented in the latch mode.

#### *Soft Start*

The FSCQ series has an internal soft−start circuit that increases PWM comparator's inverting input voltage together with the SENSEFET current slowly after it starts up. The typical soft start time is 20 ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. Increasing the pulse width to the power switching device also helps prevent transformer saturation and reduces the stress on the secondary diode during startup. For a fast build up of the output voltage, an offset is introduced in the soft−start reference current.

#### *Burst Operation*

To minimize the power consumption in the standby mode, the FSCQ series employs burst operation. Once FSCQ series enters burst mode, FSCQ series allows all output voltages and effective switching frequency to be reduced. Figure 36 shows the typical feedback circuit for C−TV applications. In normal operation, the picture on signal is applied and the transistor  $Q_1$  is turned on, which decouples  $R_3$ ,  $D_Z$  and  $D_1$ from the feedback network. Therefore, only  $V_{O1}$  is regulated by the feedback circuit in normal operation and determined by  $R_1$  and  $R_2$  as:

$$
V_{01}^{\text{NORM}} = 2.5 \cdot \left(\frac{R_1 + R_2}{R_2}\right) \quad (\text{eq. 6})
$$

In standby mode, the picture ON signal is disabled and the transistor  $Q_1$  is turned off, which couples  $R_3$ ,  $D_Z$ , and  $D_1$  to the reference pin of KA431. Then,  $V_{O2}$  is determined by the Zener diode breakdown voltage. Assuming that the forward voltage drop of  $D_1$  is 0.7 V, V<sub>O2</sub> in standby mode is approximately given by:

$$
V_{O2}^{STBY} = V_Z + 0.7 + 2.5
$$
 (eq. 7)



**Figure 36. Typical Feedback Circuit to Drop Output Voltage in Standby Mode**

Figure [38](#page-16-0) shows the burst mode operation waveforms. When the picture ON signal is disabled,  $Q_1$  is turned off and R3 and Dz are connected to the reference pin of KA431 through  $D_1$ . Before Vo2 drops to  $V_{02}$ <sup>stby</sup>, the voltage on the reference pin of KA431 is higher than 2.5 V, which increases the current through the opto LED. This pulls down the feedback voltage  $(V<sub>FB</sub>)$  of FSCQ series and forces FSCQ series to stop switching. If the switching is disabled longer than 1.4 ms, FSCQ series enters into burst operation and the operating current is reduced from  $I_{OP}$  to 0.25 mA (IOB). Since there is no switching,  $V_{o2}$  decreases until it reaches  $V_{02}$ <sup>stby</sup>. As  $V_{02}$  reaches  $V_{02}$ <sup>stby</sup>, the current through the opto LED decreases allowing the feedback voltage to rise. When the feedback voltage reaches 0.4 V, FSCQ series resumes switching with a predetermined peak drain current of 0.9 A. After burst switching for 1.4 ms, FSCQ series stops switching and checks the feedback voltage. If the feedback voltage is below 0.4 V, FSCQ series stops switching until the feedback voltage increases to 0.4 V. If the feedback voltage is above 0.4 V, FSCQ series goes back to the normal operation. The output voltage drop circuit can be implemented alternatively, as shown in Figure 37. In the circuit, the FSCQ series goes into burst mode, when picture off signal is applied to  $Q_1$ . Then,  $V_{02}$  is determined by the Zener diode breakdown voltage. Assuming that the forward voltage drop of opto LED is 1 V, the approximate value of  $V_{02}$  in standby mode is given by:

$$
V_{O2}^{STBY} = V_{Z} + 1
$$
 (eq. 8)



**Figure 37. Feedback Circuit to Drop Output Voltage in Standby Mode**

<span id="page-16-0"></span>

**Figure 38. Burst Operation Waveforms**

## **FSCQ0765RT Typical Application Circuit**

## **FSCQ0765RT TYPICAL APPLICATION CIRCUIT**



## **Features**

- High Efficiency (>83% at 90 V<sub>ac</sub> Input)
- Wider Load Range through the Extended Quasi−Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft−Start (20 ms)

## **Key Design Notes**

• 24 V Output Designed to Drop to 8 V in Standby Mode



**Figure 39. FSCQ0765RT Typical Application Circuit Schematic**



$N_{\!\rm a}$	
N <sub>18V</sub>	
$N_{125}\sqrt{2}$	
$N_{p2}$	
N <sub>12V</sub>	
$N_{24V}$	
$N_{125}$ $\sqrt{2}$	
$N_{p1}$	

**Figure 40. Transformer Schematic Diagram**

## **WINDING SPECIFICATION**



## **ELECTRICAL CHARACTERISTICS**



## **Core & Bobbin**

• Core: EER3540

• Bobbin: EER3540

• Ae:  $107$  mm<sup>2</sup>

## **BILL OF MATERIALS**



## **BILL OF MATERIALS (continued)**



## **FSCQ0965RT Typical Application Circuit**

## **FSCQ0965RT TYPICAL APPLICATION CIRCUIT**



## **Features**

- High Efficiency (>83% at 90 V<sub>ac</sub> Input)
- Wider Load Range through the Extended Quasi−Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft−Start (20 ms)

## **Key Design Notes**

• 24 V Output Designed to Drop to 8 V in Standby Mode



**Figure 41. FSCQ0965RT Typical Application Circuit Schematic**



$N_{\!\rm a}$	
N <sub>18V</sub>	
$N_{125}\sqrt{2}$	
$N_{p2}$	
N <sub>12V</sub>	
$N_{24V}$	
$N_{125V}/2$	
$N_{p1}$	

**Figure 42. Transformer Schematic Diagram**

## **WINDING SPECIFICATION**



## **ELECTRICAL CHARACTERISTICS**



## **Core & Bobbin**

• Core: EER3540

• Bobbin: EER3540

• Ae:  $107$  mm<sup>2</sup>

## **BILL OF MATERIALS**



## **BILL OF MATERIALS (continued)**



## **FSCQ1265RT Typical Application Circuit**

## **FSCQ1265RT TYPICAL APPLICATION CIRCUIT**



## **Features**

- High Efficiency (>83% at 90 V<sub>ac</sub> Input)
- Wider Load Range through the Extended Quasi−Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft−Start (20 ms)

## **Key Design Notes**

• 24 V Output Designed to Drop to 8 V in Standby Mode



**Figure 43. FSCQ1265RT Typical Application Circuit Schematic**



$N_{\!\rm h}$
$N_{15V}$
$N_{\rm 8.5V}$
N <sub>140V/2</sub>
$N_{P2}$
$N_{140V/2}$
$N_{P1}$
$N_{24V}$

**Figure 44. Transformer Schematic Diagram**

## **WINDING SPECIFICATION**



## **ELECTRICAL CHARACTERISTICS**



## **Core & Bobbin**

• Core: EER4042

- Bobbin: EER4042 (18 Pin)
- Ae:  $153$  mm<sup>2</sup>

## **BILL OF MATERIALS**



## **BILL OF MATERIALS (continued)**



## **FSCQ1565RT Typical Application Circuit**

## **FSCQ1565RT TYPICAL APPLICATION CIRCUIT**



## **Features**

- High Efficiency (>83% at 90 V<sub>ac</sub> Input)
- Wider Load Range through the Extended Quasi−Resonant Operation
- Low Standby Mode Power Consumption (<1 W)
- Low Component Count
- Enhanced System Reliability Through Various Protection Functions
- Internal Soft−Start (20 ms)

## **Key Design Notes**

• 24 V Output Designed to Drop to 8 V in Standby Mode



**Figure 45. FSCQ1565RT Typical Application Circuit Schematic**



$N_{\!\rm h}$	
$N_{15V}$	
$N_{8.5V}$	
N <sub>140V/2</sub>	
$N_{P2}$	
$N_{140V/2}$	
$N_{P1}$	
N <sub>24V</sub>	

**Figure 46. Transformer Schematic Diagram**

## **WINDING SPECIFICATION**



## **ELECTRICAL CHARACTERISTICS**



## **Core & Bobbin**

• Core: EER4245

• Bobbin: EER4245 (18 Pin)

• Ae:  $201.8 \text{ mm}^2$ 

## **BILL OF MATERIALS**



## **BILL OF MATERIALS (continued)**



## **PCB Layout**



**Figure 47. Top View**



**Figure 48. Bottom View**

## <span id="page-30-0"></span>**ORDERING INFORMATION TABLE**



FPS is a trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.

SENSEFET is a registered trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.

All brand names and product names appearing in this document are registered trademarks or trademarks of their respective holders.

# nsemi



#### **TO−220− FULLPAK 5LD LF** CASE 340BH ISSUE A

DATE 22 JUL 2021









NOTES:

A. EXCEPT WHERE NOTED CONFORMS TO<br>
A EIAJ SC91A.<br>
BLAJ SC91A.<br>
C. ALL DIMENSIONS ARE IN MILLIMETERS.<br>
D. DIMENSIONS ARE EXCLUSIVE OF BURRS.<br>
D. DIMENSIONS ARE EXCLUSIVE OF BURRS.<br>
MOLD FLASH AND TIE BAR PROTRUSIONS.<br>
E. DI

F. DIRECTOR AND TOLLING BOT EN Y14.5-1994



**onsemi** and ONS<del>C</del>ML are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves<br>the right to make changes without further no special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

#### **ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)