DUSEWI

Current Mode PWM Controller for Forward and Flyback Applications

NCP1252

The NCP1252 controller offers everything needed to build cost− effective and reliable ac−dc switching supplies dedicated to ATX power supplies. Thanks to the use of an internally fixed timer, NCP1252 detects an output overload without relying on the auxiliary Vcc. A Brown−Out input offers protection against low input voltages and improves the converter safety. Finally a SOIC−8 package saves PCB space and represents a solution of choice in cost sensitive project.

Features

- Peak Current Mode Control
- Adjustable Switching Frequency up to 500 kHz
- Jittering Frequency $\pm 5\%$ of the Switching Frequency
- Latched Primary Over Current Protection with 10 ms Fixed Delay
- Delay Extended to 150 ms in E Version
- Delayed Operation Upon Start−up via an Internal Fixed Timer (A, B and C versions only)
- Adjustable Soft−start Timer
- Auto−recovery Brown−Out Detection
- UC384X−like UVLO Thresholds
- Vcc Range from 9 V to 28 V with Auto−recovery UVLO
- Internal 160 ns Leading Edge Blanking
- Adjustable Internal Ramp Compensation
- +500 mA / –800 mA Source / Sink Capability
- Maximum 50% Duty Cycle: A Version
- Maximum 80% Duty Cycle: B Version
- Maximum 65% Duty Cycle: C Version
- Maximum 47.5% Duty Cycle: D & E Versions
- Ready for Updated No Load Regulation Specifications
- SOIC−8 and PDIP−8 Packages
- These are Pb−Free Devices

Typical Applications

- Power Supplies for PC Silver Boxes, Games Adapter...
- Flyback and Forward Converter

OFFLINE CONTROLLER

MARKING DIAGRAMS

ORDERING INFORMATION

See detailed ordering and shipping information on page [18](#page-17-0) of this data sheet.

Figure 1. Typical Application

Table 1. PIN FUNCTIONS

Table 2. MAXIMUM RATINGS TABLE (Notes 1 and 2)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests: Human Body Model 1800 V per JEDEC Standard JESD22−A114E. Machine Model Method 200 V per JEDEC Standard JESD22−A115A.

2. This device contains latch−up protection and exceeds 100 mA per JEDEC Standard JESD78.

Table 3. ELECTRICAL CHARATERISTICS

(V_{CC} = 15 V, R_T = 43 kΩ, C_{DRV} = 1 nF. For typical values T_J = 25°C, for min/max values T_J = –25°C to +125°C, unless otherwise noted)

performance may not be indicated by the Electrical Characteristics if operated under different conditions.

[3](#page-4-0). Guaranteed by design

[4](#page-4-0). V_{ramp}, R_{ramp} Guaranteed by design

Table [3.](#page-3-0) ELECTRICAL CHARATERISTICS

(V_{CC} = 15 V, R_T = 43 kΩ, C_{DRV} = 1 nF. For typical values T_J = 25°C, for min/max values T_J = –25°C to +125°C, unless otherwise noted)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Guaranteed by design

4. V_{ramp}, R_{ramp} Guaranteed by design

Table 4. SELECTION TABLE

TYPICAL CHARACTERISTICS

www.onsemi.com

APPLICATION INFORMATION

Introduction

The NCP1252 hosts a high−performance current−mode controller specifically developed to drive power supplies designed for the ATX and the adapter market:

- **Current Mode operation:** implementing peak current−mode control topology, the circuit offers UC384X−like features to build rugged power supplies.
- **Adjustable switching frequency:** a resistor to ground precisely sets the switching frequency between 50 kHz and a maximum of 500 kHz. There is no synchronization capability.
- **Internal frequency jittering:** Frequency jittering softens the EMI signature by spreading out peak energy within a band $\pm 5\%$ from the center frequency.
- **Wide Vcc excursion:** the controller allows operation up to 28 V continuously and accepts transient voltage up to 30 V during 10 ms with I_{VCC} < 20 mA
- **Gate drive clamping:** a lot of power MOSFETs do not allow their driving voltage to exceed 20 V. The controller includes a low−loss clamping voltage which prevents the gate from going beyond 15 V typical.
- **Low startup−current:** reaching a low no−load standby power represents a difficult exercise when the controller requires an external, lossy, resistor connected to the bulk capacitor. The start−up current is guaranteed to be less than $100 \mu A$ maximum, helping the designer to reach a low standby power level.
- **Short−circuit protection:** by monitoring the CS pin voltage when it exceeds 1 V (maximum peak current), the controller detects a fault and starts an internal digital timer. On the condition that the digital timer elapses, the controller will permanently latch−off. This allows accurate overload or short−circuit detection which is not dependant on the auxiliary winding. Reset occurs when: a) a BO reset is sensed, b) V_{CC} is cycled down to $V_{CC(min)}$ level. If the short circuit or the fault disappear before the fault timer ends, the fault timer is reset only if the CS pin voltage level is below 1 V at least during 3 switching frequency periods. This delay before resetting the fault timer prevents any false or missing fault or over load detection.
- **Adjustable soft−start:** the soft−start is activated upon a start–up sequence (V_{CC} going–up and crossing

 $V_{CC(on)}$) after a minimum internal time delay of 120 ms (SS_{delay}) . But also when the brown–out pin is reset without in that case timer delay. This internal time delay gives extra time to the PFC to be sure that the output PFC voltage is in regulation. The soft start pin is grounded until the internal delay is ended. Please note that SS_{delay} is present only for A, B and C versions.

- **Shutdown:** if an external transistor brings the BO pin down, the controller is shut down, but all internal biasing circuits are alive. When the pin is released, a new soft−start sequence takes place.
- **Brown−Out protection:** BO pin permanently monitors a fraction of the input voltage. When this image is below the V_{BO} threshold, the circuit stays off and does not switch. As soon the voltage image comes back within safe limits, the pulses are re−started via a start−up sequence including soft−start. The hysteresis is implemented via a current source connected to the BO pin; this current source sinks a current (I_{BO}) from the pin to the ground. As the current source status depends on the brown−out comparator, it can easily be used for hysteresis purposes. A transistor pulling down the BO pin to ground will shut−off the controller. Upon release, a new soft−start sequence takes place.
- **Internal ramp compensation:** a simple resistor connected from the CS pin to the sense resistor allows the designer to inject ramp compensation inside his design.
- **Skip cycle feature:** When the power supply loads are decreasing to a low level, the duty cycle also decreases to the minimum value the controller can offer. If the output loads disappear, the converter runs at the minimum duty cycle fixed by the propagation delay and driving blocks. It often delivers too much energy to the secondary side and it trips the voltage supervisor. To avoid this problem, the FB is allowed to impose the min t_{ON} down to $\sim V_f$ and it further decreases down to V_{skip} , zero duty cycle is imposed. This mode helps to ensure no−load outputs conditions as requested by recently updated ATX specifications. Please note that the converter first goes to min t_{ON} before going to zero duty cycle: normal operation is thus not disturbed. The following figure illustrates the different mode of operation versus the FB pin level.

Figure 32. Mode of Operation versus the FB Pin Level

Startup Sequence:

The startup sequence is activated when Vcc pin reaches $V_{CC(on)}$ level. Once the startup sequence has been activated the internal delay timer (SS_{delay}) runs (except D version). Only when the internal delay elapses the soft start can be allowed if the BO pin level is above V_{BO} level. If the BO pin threshold is reached or as soon as this level will be reached the soft start is allowed. When the soft start is allowed the SS pin is released from the ground and the current source connected to this pin sources its current to the external capacitor connected on SS pin. The voltage variation of the SS pin divided by 4 gives the same peak current variation on the CS pin.

The following figures illustrate the different startup cases.

Figure 33. Different Startup Sequence Case #1 & #2 − (For A, B and C versions)

With the Case #1, when the V_{CC} pin reaches the V_{CC(on)} level, the internal timer starts. As the BO pin level is above the V_{BO} threshold at the end of the internal delay, a soft start sequence is started.

With the Case #2, at the end of the internal delay, the BO pin level is below the V_{BO} threshold thus the soft start sequence can not start. A new soft start sequence will start only when the BO pin reaches the V_{BO} threshold.

Figure 34. Controller Shuts Down with the Brown Out Pin

When the BO pin is grounded, the controller is shut down and the SS pin is internally grounded in order to discharge the soft start capacitor connected to this pin (Case #3). If the BO pin is released, when its level reaches the V_{BO} level a new soft start sequence happens.

Soft Start:

As illustrated by the following figure, the rising voltage on the SS pin voltage divided by 4 controls the peak current sensed on the CS pin. Thus as soon as the CS pin voltage becomes higher than the SS pin voltage divided by 4 the driver latch is reset.

Figure 35. Soft Start Principle

The following figure illustrates a soft start sequence.

Figure 36. Soft Start Example

Brown−Out Protection

By monitoring the level on BO pin, the controller protects the forward converter against low input voltage conditions. When the BO pin level falls below the V_{BO} level, the controllers stops pulsing until the input level goes back to normal and resumes the operation via a new soft start sequence.

The brown−out comparator features a fixed voltage reference level (V_{BO}) . The hysteresis is implemented by using the internal current connected between the BO pin and the ground when the BO pin is below the internal voltage reference (V_{BO}).

Figure 37. BO Pin Setup

The following equations show how to calculate the resistors for BO pin.

First of all, select the bulk voltage value at which the controller must start switching (V_{bulkon}) and the bulk voltage for shutdown (V_{bulkoff}) the controller.

Where:

- $V_{\text{bulkon}} = 370 \text{ V}$
- $V_{\text{bulkoff}} = 350 \text{ V}$
- $V_{BO} = 1 V$
- \bullet I_{BO} = 10 µA

When BO pin voltage is below V_{BO} (internal voltage reference), the internal current source (I_{BO}) is activated. The following equation can be written:

$$
V_{\text{bulkON}} = R_{\text{Boup}} \left(I_{\text{BO}} + \frac{V_{\text{BO}}}{R_{\text{Bolo}}} \right) + V_{\text{BO}} \qquad \text{(eq. 1)}
$$

When BO pin voltage is higher than V_{BO} , the internal current source is now disabled. The following equation can be written:

$$
V_{BO} = \frac{V_{\text{bulkoff}} R_{B O lo}}{R_{B O lo} + R_{B O up}} \tag{eq. 2}
$$

From Equation 2 it can be extracted the R_{BQuo} :

$$
R_{\text{BOup}} = \left(\frac{V_{\text{bulkoff}} - V_{\text{BO}}}{V_{\text{BO}}}\right) R_{\text{BOlo}} \quad \text{(eq. 3)}
$$

Equation 3 is substituted in Equation 1 and solved for R_{BOlo}, yields:

$$
R_{BOlo} = \frac{V_{BO}}{I_{BO}} \left(\frac{V_{bulkon} - V_{BO}}{V_{bulkoff} - V_{BO}} - 1 \right) \qquad \text{(eq. 4)}
$$

 R_{BOup} can be also written independently of R_{BOlo} by substituting Equation 4 into Equation [3](#page-13-0) as follow:

$$
R_{\text{BOup}} = \frac{V_{\text{bulkon}} - V_{\text{bulkoff}}}{I_{\text{BO}}}
$$
 (eq. 5)

From Equation 4 and Equation 5, the resistor divider value can be calculated:

$$
R_{BOlo} = \frac{1}{10 \mu} \left(\frac{370 - 1}{350 - 1} - 1 \right) = 5731 \ \Omega
$$

$$
R_{BOup} = \frac{370 - 350}{10 \mu} = 2.0 \ \text{M}\Omega
$$

Short Circuit or Over Load Protection:

A short circuit or an overload situation is detected when the CS pin level reaching its maximum level at 1 V. In that case the fault status is stored in the latch and allows the digital timer count. If the digital timer ends then the fault is latched and the controller permanently stops the pulses on the driver pin.

If the fault is gone before ending the digital timer, the timer is reset only after 3 switching controller periods without fault detection (or when the CS pin < 1 V during at least 3 switching periods).

If the fault is latched the controller can be reset if a BO reset is sensed or if V_{CC} is cycled down to $V_{CC(off)}$. The fault timer is typically set to 15 ms for A/B/C and D versions but is extended to 150 ms for the E version.

Figure 38. Short Circuit Detection Example

Shut Down

There is one possibility to shut down the controller; this possibility consists of grounding the BO pin as illustrated in Figure [37](#page-13-0).

Slope Compensation

Slope compensation is a known mean to cure subharmonic oscillations. These oscillations take place at half of the switching frequency and occur only during Continuous Conduction Mode (CCM) with a duty−cycle close to and above 50%. To lower the current loop gain, one usually injects between 50 and 100% of the inductor downslope. Figure [39](#page-15-0) depicts how internally the ramp is generated:

The compensation is derived from the oscillator via a buffer. A switch placed between the buffered internal oscillator ramp and Rramp disconnects the compensation ramp during the OFF time DRV signal.

Figure 39. Ramp Compensation Setup

In the NCP1252, the internal ramp swings with a slope of:

$$
S_{int} = \frac{V_{ramp}}{DC_{max}} F_{SW}
$$
 (eq. 6)

In a forward application the secondary−side downslope viewed on a primary side requires a projection over the sense resistor R_{sense}. Thus:

$$
S_{\text{sense}} = \frac{(V_{\text{out}} + V_{\text{f}})}{L_{\text{out}}} \frac{N_{\text{s}}}{N_{\text{p}}} R_{\text{sense}} \tag{eq.7}
$$

where:

- \bullet V_{out} is output voltage level
- V_f the freewheel diode forward drop
- \bullet L_{out}, the secondary inductor value
- N_s/N_p the transformer turn ratio
- \bullet R_{sense}: the sense resistor on the primary side

Assuming the selected amount of ramp compensation to be applied is δ_{comp} , then we must calculate the division ratio to scale down S_{int} accordingly:

$$
Ratio = \frac{R_{sense} \delta_{comp}}{S_{int}} \tag{eq. 8}
$$

A few line of algebra determined Rcomp:

$$
R_{comp} = R_{ramp} \frac{Ratio}{1 - Ratio}
$$
 (eq. 9)

The previous ramp compensation calculation does not take into account the natural primary ramp created by the transformer magnetizing inductance. In some case illustrated here after the power supply does not need additional ramp compensation due to the high level of the natural primary ramp.

The natural primary ramp is extracted from the following formula:

$$
S_{\text{natural}} = \frac{V_{\text{bulk}}}{L_{\text{mag}}} R_{\text{sense}} \tag{eq. 10}
$$

Then the natural ramp compensation will be:

$$
\delta_{\text{natural_comp}} = \frac{S_{\text{natural}}}{S_{\text{sense}}}
$$
 (eq. 11)

If the natural ramp compensation ($\delta_{\text{natural_comp}}$) is higher than the ramp compensation needed (δ_{comp}) , the power supply does not need additional ramp compensation. If not, only the difference (δ_{comp}-δ_{natural comp}) should be used to calculate the accurate compensation value.

Thus the new division ratio is:

$$
\text{if} \quad \delta_{\text{natural_comp}} < \delta_{\text{comp}} \Rightarrow \text{Ratio} = \frac{S_{\text{sense}}(\delta_{\text{comp}} - \delta_{\text{natural_comp}})}{S_{\text{int}}} \tag{eq. 12}
$$

Then R_{comp} can be calculated with the same equation used when the natural ramp is neglected (Equation 9).

Ramp Compensation Design Example:

2 switch−Forward Power supply specification:

- Regulated output: 12 V
- \bullet L_{out} = 27 µH
- $V_f = 0.7$ V (drop voltage on the regulated output)
- Current sense resistor : 0.75 Ω
- Switching frequency : 125 kHz
- V_{bulk} = 350 V, minimum input voltage at which the power supply works.
- Duty cycle max: $DC_{max} = 84\%$
- $V_{ramp} = 3.5 V$, Internal ramp level.
- $R_{ramp} = 26.5 k\Omega$, Internal pull–up resistance
- Targeted ramp compensation level: 100%
- Transformer specification:
	- $-L_{mag} = 13$ mH
	- $N_s / N_p = 0.085$

Internal ramp compensation level

$$
\text{S}_{\text{int}} = \frac{\text{V}_{\text{ramp}}}{\text{DC}_{\text{max}}} \text{F}_{\text{sw}} \Rightarrow \text{S}_{\text{int}} = \frac{3.5}{0.84} \text{125 kHz} = \text{520 mV} \text{ / }\mu\text{s}
$$

Secondary−side downslope projected over the sense resistor is:

$$
S_{\text{sense}} = \frac{(V_{\text{out}} + V_{\text{f}})}{L_{\text{out}}} \frac{N_{\text{s}}}{N_{\text{p}}} R_{\text{sense}} \Rightarrow S_{\text{sense}} = \frac{(12 + 0.7)}{27 \cdot 10^{-6}} 0.085 \times 0.75 = 29.99 \text{ mV} / \mu\text{s}
$$

Natural primary ramp:

$$
S_{\text{natural}} = \frac{V_{\text{bulk}}}{L_{\text{mag}}} R_{\text{sense}} \Rightarrow S_{\text{natural}} = \frac{350}{13 \cdot 10^{-3}} \cdot 0.75 = 20.19 \text{ mV} / \text{µs}
$$

Thus the natural ramp compensation is:

$$
\delta_{\text{natural_comp}} = \frac{S_{\text{natural}}}{S_{\text{sense}}} \Rightarrow \delta_{\text{natural_comp}} = \frac{20.19}{29.99} = 67.3\%
$$

Here the natural ramp compensation is lower than the desired ramp compensation, so an external compensation should be added to prevent sub−harmonics oscillation.

$$
\text{Ratio } = \frac{S_{\text{sense}}(\delta_{\text{comp}} - \delta_{\text{natural_comp}})}{S_{\text{int}}} \Rightarrow \text{Ratio } = \frac{29.99 \cdot (1.00 - 0.67)}{520} = 0.019
$$

We can know calculate external resistor (R_{comp}) to reach the correct compensation level.

$$
R_{\text{comp}} = R_{\text{ramp}} \frac{\text{Ratio}}{1 - \text{Ratio}} \Rightarrow R_{\text{comp}} = 26.5 \cdot 10^3 \frac{0.019}{1 - 0.019} = 509 \ \Omega
$$

Thus with $R_{comp} = 510 \Omega$, 100% compensation ramp is applied on the CS pin.

The following example illustrates a power supply where the natural ramp offers enough ramp compensation to avoid external ramp compensation.

2 switch−Forward Power supply specification:

- Regulated output: 12 V
- \bullet L_{out} = 27 µH
- $V_f = 0.7$ V (drop voltage on the regulated output)
- Current sense resistor: 0.75 Ω
- Switching frequency: 125 kHz
- V_{bulk} = 350 V, minimum input voltage at which the power supply works.
- Duty cycle max: $DC_{max} = 84\%$
- $V_{ramp} = 3.5 V$, Internal ramp level.
- $R_{ramp} = 26.5 k\Omega$, Internal pull–up resistance
- Targeted ramp compensation level: 100%
- Transformer specification:

$$
-\mathbf{L}_{\text{mag}} = 7 \text{ mH}
$$

$$
-N_s/N_p = 0.085
$$

Secondary−side downslope projected over the sense resistor is:

$$
S_{\text{sense}} = \frac{(V_{\text{out}} + V_{\text{f}})}{L_{\text{out}}} \frac{N_{\text{s}}}{N_{\text{p}}} R_{\text{sense}} \Rightarrow S_{\text{sense}} = \frac{(12 + 0.7)}{27 \cdot 10^{-6}} 0.085 \times 0.75 = 29.99 \text{ mV} / \mu\text{s}
$$

The natural primary ramp is:

$$
S_{\text{natural}} = \frac{V_{\text{bulk}}}{L_{\text{mag}}} R_{\text{sense}} \Rightarrow S_{\text{natural}} = \frac{350}{7 \cdot 10^{-3}} 0.75 = 37.5 \text{ mV} / \mu\text{s}
$$

And the natural ramp compensation will be:

$$
\delta_{\text{natural_comp}} = \frac{S_{\text{natural}}}{S_{\text{sense}}} \Rightarrow \delta_{\text{natural_comp}} = \frac{37.5}{29.99} = 125\%
$$

So in that case the natural ramp compensation due to the magnetizing inductance of the transformer will be enough to prevent any sub−harmonics oscillation in case of duty cycle above 50%.

Table 5. ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

sem

 $A =$ Assembly Location
WL = Wafer Lot

- $=$ Wafer Lot
- $YY = Year$
- WW = Work Week
- G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. αevice αata sneet for actual part marκing.
Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does **onsemi** assum special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

<u>semi</u>

SOIC−8 NB CASE 751−07 ISSUE AK

DATE 16 FEB 2011

*For additional information on our Pb−Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

SOIC−8 NB CASE 751−07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR
3. COLLECTOR 3. COLLECTOR
4. EMITTER 4. EMITTER
5. EMITTER 5. EMITTER
6. BASE 6. BASE
7 BASE 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. DRAIN
5. GATE 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON
2. COLLECTOR. DIE #1 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2
4. EMITTER. COMMON 4. EMITTER, COMMON
5. EMITTER, COMMON 5. EMITTER, COMMON
6. BASE. DIE #2 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE
3. SOURCE **SOURCE** 4. GATE
5. DRAIN 5. DRAIN 6. DRAIN
7. DRAIN 7. DRAIN
8. DRAIN **DRAIN** STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND ACC STYLE 21: PIN 1. CATHODE 1
2. CATHODE 2 2. CATHODE 2
3 CATHODE 3 CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE
7. COMMON ANODE 7. COMMON ANODE CATHODE 6 STYLE 25: PIN 1. VIN 2. N/C
3. REX 3. REXT 4. GND
5. IOUT 5. IOUT 6. **IOUT**
7. **IOUT** 7. IOUT 8. IOUT STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1
3. COLLECTOR, #2 3. COLLECTOR, #2
4 COLLECTOR #2 4. COLLECTOR, #2 5. BASE, #2
6. EMITTER, 6. EMITTER, $#2$
7 BASE $#1$ **BASE** #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE
2. DRAIN 2. DRAIN
3. DRAIN **DRAIN** 4. SOURCE
5. SOURCE 5. SOURCE
6. GATE 6. GATE
7. GATE GATE 8. SOURCE STYLE 10: PIN 1. GROUND
2. BIAS 1 BIAS 1 3. OUTPUT
4. GROUND 4. GROUND
5. GROUND 5. GROUND
6. BIAS 2 6. BIAS 2
7. INPUT 7. INPUT
8. GROUI GROUND STYLE 14: PIN 1. N–SOURCE
2. N–GATE 2. N−GATE 3. P−SOURCE 4. P−GATE 5. P−DRAIN 6. P−DRAIN 7. N−DRAIN 8. N−DRAIN STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE
4. GATE 4. GATE
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. CATHODE **CATHODE** STYLE 22: PIN 1. I/O LINE 1
2. COMMON 2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4
7. I/O LINE 5 7. I/O LINE 5 COMMON ANODE/GND STYLE 26: PIN 1. GND 2. dv/dt
3. ENAI 3. ENABLE
4. ILIMIT 4. ILIMIT
5. SOUR 5. SOURCE
6. SOURCE 6. SOURCE
7. SOURCE **SOURCE** 8. VCC STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2
4. SOURC 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2
7. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2

8. GATE 1

DATE 16 FEB 2011

STYLE 4: PIN 1. ANODE 2. ANODE
3. ANODE 3. ANODE 4. ANODE
5. ANODE 5. ANODE
5. ANODE
6. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1
3. BASE, #2 3. BASE, #2
4. COLLECT 4. COLLECTOR, #2
5. COLLECTOR, #2 5. COLLECTOR, #2
6. EMITTER, #2
7. EMITTER, #1 6. EMITTER, #2 7. EMITTER, #1
8. COLLECTOR COLLECTOR, #1 STYLE 12: PIN 1. SOURCE
2. SOURCE **SOURCE** 3. SOURCE 4. GATE
5. DRAIN 5. DRAIN
6. DRAIN
7. DRAIN **DRAIN** 7. DRAIN
8. DRAIN DRAIN STYLE 16: PIN 1. EMITTER, DIE #1
2. BASE, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2
5. COLLECTOR, 5. COLLECTOR, DIE #2
6. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P)
4. GATE (P) 4. GATE (P)
5. DRAIN 5. DRAIN
6 DRAIN **DRAIN** 7. DRAIN
8. DRAIN **DRAIN** STYLE 24: PIN 1. BASE
2. EMITT 2. EMITTER
3 COLLECT COLLECTOR/ANODE 4. COLLECTOR/ANODE
5. CATHODE 5. CATHODE 6. CATHODE
7. COLLECT 7. COLLECTOR/ANODE
8. COLLECTOR/ANODE COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON
6. VBULK 6. VBULK
7. VBULK 7. VBULK 8. VIN

onsemi and ONSOMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves
the right to make changes without further notice to a purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

> **www.onsemi.com 2**

5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 COLLECTOR, #1

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales