





JN Semiconductor®

To kara more about Old Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



October 2013

FSL137MRIN Green-Mode Fairchild Power Switch (FPS™)

Features

- Advanced Soft Burst Mode for Low Standby Power and Low Audible Noise
- Random Frequency Fluctuation (RFF) for Low EMI
- Under 50 mW Standby Power Consumption at 265 V_{AC}, No-load Condition with Burst Mode
- Pulse-by-Pulse Current Limit
- Protection (OLP), Over-Voltage
 Protection (OVP), Abnormal Over-Current
 Protection (AOCP), Internal Thermal Shutdow
 (TSD) with Hysteresis, Output-Short Proceedings (OSP), and Under-Voltage Lock (OSP), and Under-Voltage Lock (OSP), and Under-Voltage Protection (OSP)
- Low Operating Current 1 4 n in Bu Mode
- Internal Startup Cir it
- Internal Hir vitag Sense ET: 700 V
- Built- Sc .. ms
- 1 'n-R\ 'art ' 'n-'

A plications

 wer Supply for Home Appliances I CD Monitors, STBs, and DVD Players

Description

The FSL137MRIN i an integ. Pulse With Modulation (PWM) and i and SenseFET apecifically designed for offline Swin end mode Fower Supplies (SMPS) with inimal xter at components. The PWM controller includes in integrated fixed-frequency oscillar. Let Coultage Protection (LOVP), Underfolter in the Cultage Protection (LOVP), Underfolter in the Cultage Protection (LOVP), Underfolter in the color of the second color of loop components.

Compared with a discrete MOSFET and PWM controller solution, the FSL137MP/N reduces total cost, concornent count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform suited for cost effective design of flyback converters.

Ordering Information

	Package ⁽¹⁾	Operating Junction Temperature	Current Limit (Typ.)	(Max.)	Output Power Table ⁽²⁾			
Part Number					230 V _{AC} ±15%		85-265 V _{AC}	
					Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾
FSL137MRIN	8-DIP	-40°C ~ +125°C	1.3 A	4.75 Ω	25 W	30 W	15 W	20 W

Notes:

- 1. Lead-free package per JEDEC J-STD-020B.
- The junction temperature can limit the maximum output power.
- 3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
- Maximum practical continuous power in an open-frame design at 50°C ambient temperatures.

Application Circuit





Figure 1. Typical / pl. .. cuit

Internal Block Diagram



© 2012 Fairchild Semiconductor Corporation FSL137MRIN • Rev. 2

Pin Configuration




Figure 3. Pin Assignments (Top View)

Pin Definitions

		4. V _{IN} 5. V _{STR} Figure 3. Pin Assignments (Top View)
Pin Defi Pin #	nitions Name	Des ription
1	GND	Ground. This pin is the contour gound are the Senser ET source.
2	V _{CC}	Power Supply. This pin is the position is perpendicular supply input, which provides the internal operating current for both starting and analystate operation.
3	FB	Feedback. This terms. Connected to the inverting input of the PWM comparator. The collecting and one of an into pupiler is proceeding the voltage of this pin reaches 7 V, the comparator of a collection of a collection of the public plants of the policy of the public plants of the p
4	/IN	re Ove Voltage In out. This is the input pin of the voltage. The voltage, which is divided by re store the input of this pin. If this pin voltage is higher than V _{INH} voltage, the LOVP riggoup, which shuts down the FPS. Do not leave this pin floating. If LOVP is not used, this is should be directly connected to GND.
5	VSTR	Startup This pin is connected cirectly, or through a resistor, to the high-voltage DC link. At ctartup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V _{CC} pin. Once V _{CC} reaches 12 V, the internal current source (I _{CH}) is disabled.
6 7 8	Drain	SenseFET Drain. High-voltage power SenseFET drain connection.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
V_{STR}	V _{STR} Pin Voltage		700	V	
V _{DS}	Drain Pin Voltage			700	V
V _{CC}	V _{CC} Pin Voltage			26	V
V_{FB}	Feedback Pin Voltage		-0.3	10.0	V
V _{IN}	V _{IN} Pin Voltage		-0.3	.20	V
I _{DM}	Drain Current Pulsed		12	Α	
I _D	Continuous Switching		3	AS	
E _{AS}	Single-Pulsed Avalanc		_30	ľΝJ	
P_D	Total Power Dissipatio		1.5	W	
- /	Maximum Junction Temperature			150	°C
TJ	Operating Junction Ter	-40	+125	°C	
T _{STG}	Storage Temperature			+150	℃
ESD	Electrostatic	Human Body M .c IESD2 A1 .7	66	4.5	kV
	Discharge Capability	Charged De e Mod JESD22-C101		2.0	K V

Notes:

- 5. Repetitive peak switching currer on i. inc. e load is assumed limited by maximum duty (D_{MAX}=0.73) and junction temperature (see Fig. e 4).
- 6. L=45 mH, starting T_J=25°C.
- 7. Infinite cooling condition wefer the ' ±MI G30 88.
- 8. Although this parareter guarantees iC operation, it does not guarantee all electrical characteristics.




Figure 4. Repetitive Peak Switching Current

Thermal Impedance

T_A=25°C unless otherwise specified.

Symbol	Parameter	Value	Unit
θ_{JA}	Junction-to-Ambient Thermal Impedance ⁽⁹⁾	85	°C/W
$\Psi_{ m JL}$	Junction-to-Lead Thermal Impedance ⁽¹⁰⁾	11	°C/W

Notes:

- 9. JEDEC recommended environment, JESD51-2, and test board, JESD51-10, with minimum land pattern.
- 10. Measured on drain pin #7, close to the plastic interface under Rthja test condition.

Electrical Characteristics

 $T_J = 25$ °C unless otherwise specified.

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
SenseFET S	Section			I	l.	I.	I
BV _{DSS}	Drain-Source B	reakdown Voltage	V _{CC} =0 V, I _D =250 μA	700			V
I _{DSS}	Zero-Gate-Volta	age Drain Current	V _{DS} =560 V, T _A =125°C			250	μΑ
R _{DS(ON)}	Drain-Source C	n-State Resistance	V _{GS} =10 V, I _D =1 A		4.00	4.75	Ω
C _{ISS}	Input Capacitar	nce ⁽¹¹⁾	V _{DS} =25 V, V _{GS} =0 V, f=1 MHz		315		pF
Coss	Output Capacita		V _{DS} =25 V, V _{GS} =0 V, f=1 MHz		47		pF
t _r	Rise Time		V_{DS} =325 V, I_{D} =4 A, R_{G} =25 Ω		-		ns
t _f	Fall Time		V_{DS} =325 V, I_{D} =4 A, R_{G} =25 Ω		2		ns
t _{d(on)}	Turn-On Delay	0	V_{DS} =325 V, I_{D} =4 A, R_{G} =25 Ω		11.		กร
t _{d(off)}	Turn-Off Delay		V _{DS} =325 V, I _D =4 A, R _G =25 (28.2		ns
Control Sec	ction					111	
f _S	Switching Frequency	uency ⁽¹¹⁾	V _{CC} =14 V, V _{FB} =4 V	31	67	73	kHz
Δfs	Switching Frequency	uency Variation ⁽¹¹⁾	-25°C < T _J <		±5	±10	%
D _{MAX}	Maximum Duty		V _{CC} - V, _B - V	(1)	67	73	%
D _{MIN}	Minimum Duty	Ratio	CC 4 V, V ₁ 0		56,	-10	%
I _{FB}	Feedback Sour		V _{FB} =0	05	90	115	μA
V _{START}	7		3=0 V, VCC S V207	25 11	15	13	
V _{STOP}	UVLO Threshold Voltage		Andr Turn-un, V _{FB} =0 V	7.0	7.5	8.0	V
t _{SS}	Internal Soft-St	art T e	V _{STK} -40 V, V _{CC} Streep	6	15		ms
V _{RECOMM}	Recommer Ja	Vcc h 7e	0, 0, 1	13		23	V
Burst Mode	Section		100	1		I.	
V_{BURH}			MI P	0.45	0.50	0.55	V
V _{BURL}	Burst-Mot Voltage		V _{CC} =14 V, V _{FB} Sweep	0.30	0.35	0.40	V
95					150		mV
	Sec. ion	, 5/ ,	<u> </u>	, , , , , , , , , , , , , , , , , , ,	I.	I.	
	Peak Drain Cur	rent L mit	di/dt=300 mA/μs	1.1	1.3	1.5	Α
V _{SD}	Shurdown Feed	hack Voltage	V _{CC} =14 V, V _{FB} Sweep	6.45	7.00	7.55	V
IDELAY	Shutdown Dela	y Cur.ent	V _{CC} =14 V, V _{FB} =4 V	1.2	2.0	2.8	μA
t _{LEB}		Sanking Time ^(10,12)			300		ns
V _{OVP}	Over-Voitage P		V _{CC} Sweep	23.0	24.5	26.0	V
V _{INH}	Line Over-Voltage Protection Threshold Voltage		V _{CC} =14 V, V _{IN} Sweep	1.885	1.950	2.015	V
V _{INHYS}	Line Over-Voltage Protection Hysteresis		V _{CC} =14 V, V _{IN} Sweep		0.06		V
t _{OSP}		Threshold Time	OSP Triggered when	0.7	1.0	1.3	μs
V _{OSP}	Output-Short Protection ⁽¹¹⁾	Threshold V _{FB}	ton <tosp &="" vfb="">VOSP</tosp>	1.8	2.0	2.2	V
t _{OSP_FB}	1. 1010011011	V _{FB} Blanking Time	(Lasts Longer than t _{OSP_FB})	2.0	2.5	3.0	μs
TSD	Thermal Shutdown Temperature ⁽¹¹⁾		Shutdown Temperature	125	135	145	°C
T _{HYS}			Hysteresis		60		°C

Continued on the following page...

Electrical Characteristics (Continued)

T_J = 25°C unless otherwise specified.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
Total Devic	Total Device Section							
I _{OP}	Operating Supply Current, (Control Part in Burst Mode)	V _{CC} =14 V, V _{FB} =0 V	0.3	0.4	0.5	mA		
I _{OPS}	Operating Switching Current, (Control Part and SenseFET Part)	V _{CC} =14 V, V _{FB} =2 V		1.2	1.5	mA		
I _{START}	Start Current	V _{CC} =11 V (Before V _{CC} Reaches V _{START})	85	120	155	μA		
I _{CH}	Startup Charging Current	V _{CC} =V _{FB} =0 V, V _{STR} =40 V	0.7	1	1.3	mA		
V_{STR}	Minimum V _{STR} Supply Voltage	V _{CC} =V _{FB} =0 V, V _{STR} Sweep		6		V		

Notes:

- 11. These parameters are guaranteed; not 100% tested in production.
- 12. t_{LEB} includes gate turn-on time.

Typical Performance Characteristics


Characteristic graphs are normalized at T_A=25°C.




1.20
1.15
1.10
1.05
1.00
1.05
0.95
0.90
0.85
0.80
-40'C -20'C 0'C 25' 50'C 75'C 0'C 1 C 120'C 125'C

Figure 5. Operating Supply Current (IoP) vs. TA


Figure 6 O, rating `witching Current (Iops) vs. TA





ாழ ு 7. S.....up Charging Current (I_{CH}) vs. T_A

Figure 8. Peak Drain Current Limit (I_{LIM}) vs. T_A







Figure 9. Feedback Source Current (IFB) vs. TA

Figure 10. Shutdown Delay Current (IDELAY) vs. TA

Typical Performance Characteristics

Characteristic graphs are normalized at T_A=25°C.








Figure 11. UVLO Threshold Voltage (V_{START}) vs. T_A








nure 1 ... utdown readback Voltage (V_{SD}) vs. Γ_A

Figure 14. Over-Voltage Protection (V_{OVP}) vs. T_A







Figure 15. Switching Frequency(f_S) vs. T_A

Figure 16. Maximum Duty Ratio (D_{MAX}) vs. T_A

Typical Performance Characteristics

Characteristic graphs are normalized at T_A=25°C.






Figure 17. Line OVP (V_{INH}) vs. T_A

F 18 Hysteresis of LOVP (MINHYS) vs. TA

Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_{VCC}) connected to the V_{CC} pin, as illustrated in Figure 19. When V_{CC} reaches 12 V, the FSL137MRIN begins switching and the internal high-voltage current source is disabled. Normal switching operation continues and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 7.5 V.




Figure 19. Startup Block

2. Soft-Start: The internal soft-start circulars is PWM comparator inverting input may too her with the SenseFET current, slowly af startu. The typical soft-start time is 15 ms. The power switching device is processively in the correct working conditions for the transformers inductors, and apacito. The oltage or the output capacitors is processive, increased to smoothly establish a required coput voltage. This helps or event transformer laturation and reduces stress on the sondardic during startup.

- **3. Feedback Control**: This device employs Current-Mode control, as shown in Figure 20. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.
 - 3.1 Pulse-by-Pulse Current mit: Be ause Current-Mode control is employ a, the eak corrent through the SenseFET is limitary by the interpolation of PWM comparator (V_{FE}^* as the wn in Figure 20. Assuming that the 90 uA culling the urrent lows only through the internal residence of $(3K_1 K\Omega)$, the cathode voltage of diode $(3K_1 K\Omega)$, the cathode voltage of diode $(3K_1 K\Omega)$, the cathode of $(3K_2 K\Omega)$ axceeds 2.84 V, the matrix litage of the cathode of $(3K_1 K\Omega)$ is clamped at his litage. Therefore, the peak a use of the current rough the SenseFET is limited.
 - **3.2 Leading-Edge Blanking (LFE).** At the instant the internal SenseFET is turned and a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} relistor leads to incorrect feedback operation in Current-Moop PWM control. To counter this effect, the LEB circuit inhibits the PWM comparator for t_{LEB} (300 ns) after the SenseFET is turned on.




Figure 20. Pulse Width Modulation Circuit

4. Protection Circuits: The FSL137MRIN has several self-protective functions; such as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart. Once a fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.5 V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 12.0 V, normal operation resumes. If the fault condition is not removed, the SenseFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, reliability is improved without increasing cost.





Figure 1. \uto-Restar Protection Waveform's

verload Protection (CLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event in this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (Vout) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, increasing the feedback voltage (VFB). If VFB exceeds 2.5 V, D1 is blocked and the 2.0 µA current source starts to charge C_{FB} slowly up. In this condition, V_{FB} continues

increasing until it reaches 7.0 V, when the switching operation is terminated, as shown in Figure 22. The delay for shutdown is the time required to charge C_{FB} from 2.5 V to 7.0 V with 2.0 μA . A 25 \sim 50 ms delay is typical for most applications. This protection is implemented as auto-restart.



igu 22. Overloa : Fretection

al Over-Current Prataction (AOCP): secondary rectifier diodes or the ti sformer pins are shorien, a steep current with excemely high di/dt car, how through the SenseFET during the minimum to m-on time Even though the F3L13; MRIN has overload protection, it is not enough to protect the FS' 137MRIN in that abnormal case: due to the severe current stress imposed on the Sensel FT until OLP is triggered. The internal AOCP circuit is shown in Figure 23. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensingresistor voltage is greater than the AOCP level, the set signal is applied to the S-R latch, resulting in the shutdown of the SMPS.




Figure 23. Abnormal Over-Current Protection

4.3. Output-Short Protection (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turnon time. Such a steep current creates high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 2.0 V and the SenseFET turn-on time is lower than 1.0 μ s, this condition is recognized as an abnormal error and PWM switching shuts down until V_{CC} reaches V_{START} again. An abnormal condition output short is shown in Figure 24.





Figure 24. Output-Sh t Prote ion.

√P): If Over-Voltage Protection secondary-side feed ok circ it malfunctions or a solder defect auses at her ig in the isedback hath; the curren trie opto-coupler transistor become. Imost zero Then VFL climbs up in a similar r i ov a situation, forcing the preset naxim not ent to be supplied to the SMPS until the rerload protection is triggered Because more e ray han required is provided to the curput, the out, a voltage may exceed the rated voltage before the overload protection is trigatered, resulting in the breakdown of the devices in the secondary side. To ore vent this situation, an OVP circuit is employed. In general, the V_{CC} is proportional to the output voltage and the FSL137MR'in uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.5 V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed below 24.5 V.

4.5 Thermal Shutdown (TSD): The SenseFET and the control IC on a die in one package makes it easier for the control IC to detect the temperature of the SenseFET. If the temperature exceeds ~135°C, the thermal shutdown is triggered and stops operation. The FSL137MRIN operates in Auto-Restart Mode until the temperature decreases to around 75°C, when normal operation resumes.

4.6 Line Over-Voltage Protection (LOVP): If the line input voltage is increased to an undesirable level, high line input voltage creates high-voltage stress on the entire system. To protect from this abnormal condition, LOVP is included. It is comprised of detecting $V_{\rm IN}$ using divided resistors. When $V_{\rm IN}$ is higher than 1.95 V, this condition is recognized as an abnormal error and PWM switching shuts down until $V_{\rm IN}$ decreases to around 1.89 V (60 mV hysteresis).




rigure 25. Line Over- /citage Protection

Unlike previous FPS families, FSL137MRIN's $V_{\rm IN}$ pin can defect the AC line over-voltage protection function. When line input voltage exceeds pre-determined level at the $V_{\rm IN}$ pin, the controller initiates a fault signal and struts down PWM output. To prevent erroneous activation of LOVP, the LOVP function is triggered when line over-voltage lasts more than specific time. Another important feature of LOVP function is auto-recovery. The controller continuously monitors line input voltage even under fault condition and turns PWM output on when over-voltage condition disappears. Equation (1) calculates the level of input over voltage to RMS value:

$$V_{IN_ovp} = 1.95 \times \left(\frac{\left(R1 + R2\right)}{R1}\right) \tag{1}$$


The resistance of divided resistor can be adjusted as necessary. Small resistance can bring relatively large stand-by power consumption at light-load condition. To avoid this situation, a several $M\Omega$ resistor is recommended. For stable operation, a several $M\Omega$ resistor should accompany a capacitor with hundreds of pF capacitance between the V_{IN} pin and GND.

5. Soft Burst Mode: To minimize power dissipation in Standby Mode, the FSL137MRIN enters Burst-Mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 26, the device automatically enters Burst Mode when the feedback voltage drops below V_{BURL} (350 mV). At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (500 mV), switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables SenseFET switching, reducing switching loss in Standby Mode.



Figu 20 urs. mode Operation

6. Random Frequency Fluctuation (RFF): Fluctuating switching frequency of an SMPS can reduce EMI by spreading the energy over a wide frequency range. The amount of EMI reduction is directly related to the switching frequency variation, which is limited internally. The switching frequency is determined randomly by external feedback voltage and an internal free-running oscillator at every switching instant. RFF effectively scatters EMI noise around typical switching frequency (67 kHz) and can reduce the cost of the input filter included to meet the EMI requirements (e.g. EN55022).



ragure 27. Random Frequency Fluctuation

Package Dimensions 9.83 9.00 5 6.67 6.096 3.683 3.20 5.08 MAX 0.33 MIN (0.56)2.54 9.957 7.87

- NC 'EL UNLESS OTHERWISE SPECIFIED
 - A) THIS PACKAGE CONFORMS TO
 - JEDEC MS-001 VARIATION BA
 - B) ALL DIMENSIONS ARE IN MILLIMETERS.
 - CYDIMENSIONS ARE EXCLUSIVE OF BURRS.
 - MOLD FLASH, AND TIE BAR EXTRUSIONS.
 - D) DIMENSIONS AND TOLERANCES PER
 - ASME Y14.5M-1994
 - E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.

Figure 28. 8-Lead, MDIP, JEDEC MS-001, .300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/No/No8F.pdf.



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Current Transfer Logic™ IntelliMAX™
DEUXPEED® ISOPLANAR™
Dual Cool™ Making Small Speakers Sound Louder

Dual Cool™ EcoSPARK[®] EfficientMax™ ESBC™

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FETBench™

wer ResourceSM PowerTrench[®]
dge[™] PowerXS[™]

Programmable Active Droop™
QFET[®]
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a tim ™ SignalWise™

SmartMax™
SMART START™
Solutions for Your Succes
SPM®
STEALTH™
SuperFCT™
SuperSOT™
23
Supe
96
1

SuperSOT™-3
Supe 6

oer.
5 eMc
Sy, ET

Sync-Lock™

SYSTEM

GENERAL®'

TinyBoost®

TinyBoost TinyBuck[®] TinyCalc[™] TinyLogic[®] TINYOPTO[™] TinyPower[™]

FinyWin ranSiC[↑] Fault F ect™

UFIC® PREETING TO STATE OF THE TIME OF THE TIME OF THE TIME OF THE TIME OF THE THE TIME OF THE TIME OF

սS∈ ∠es™

UniFET™
VCX™
Visir_IN ax™
Visir_IN ax™
Vish gePlus™
XS™

and Better™

MICROCOUPLER™

MegaBuck⊺

MicroFET^{TI}

MicroPak™

MicroPak2™

MillerDrive™

MotionMax™

OPTOLOGIC®

OPTOPLANAR®

mWSaver⁶

OptoHiT™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT 1 GES WITHOUT FURTHER NOT OF THE APPLICATION OR DESIGN. FAIRCH TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCH TO IMPROVE ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHEF JES IT NV. ANY LICENSE INCENSE INCENS

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARI OT AUTH' RIZED FOR USE AS CRITICAL C MACNENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN OVER 15 FAIR ILD SEMICO ID JOTOR CORPORATION.

- As used herein:
- 1. Life stroot tems are devices or systems vibit. (a) are intende for surgical in the intende for or (b) support or sustain and (b) vibrous illure to perform when properly used in account of the instructions for use provided in the labeling, can be reasonly a coted to result in a signific of injury of the size.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

AN COL' ERFEITING POLICY

Fairc, emiconding or Corporation's Anti-Ocunterfeiting Policy: Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfe'ing of semiconductor pa's is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applie, tior s, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the problems of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full trac ability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Definition of Terms						
Datasheet Identification		Definition				
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev. 166

^{*} Trademarks of System General Corporation, used under licer > by Fairc 1 Semicc uctor.



ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and severally, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify an

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative