

# **EEPROM Serial 2-Kb Microwire - Automotive Grade 1**

# **CAV93C56**

# Description

The CAV93C56 is an EEPROM Serial 2–Kb Microwire Automotive Grade 1 device, which is organized as either 128 registers of 16 bits (ORG pin at  $V_{\rm CC}$ ) or 256 registers of 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAV93C56 features sequential read and self–timed internal write with auto–clear. On–chip Power–On Reset circuitry protects the internal logic against powering up in the wrong state.

### **Features**

- Automotive AEC-Q100 Grade 1 (-40°C to +125°C) Qualified
- High Speed Operation: 2 MHz
- 2.5 V to 5.5 V Supply Voltage Range
- Selectable x8 or x16 Memory Organization
- Sequential Read
- Software Write Protection
- Power-up Inadvertant Write Protection
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- 8-pin SOIC and TSSOP Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Functional Symbol

NOTE: When the ORG pin is connected to  $V_{\rm CC}$ , the x16 organization is selected. When it is connected to ground, the x8 pin is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization.




SOIC-8 V SUFFIX CASE 751BD



TSSOP-8 Y SUFFIX CASE 948AL

# **PIN CONFIGURATIONS**



SOIC (V), TSSOP (Y) (Top View)

### **PIN FUNCTION**

Pin Name	Function			
CS	Chip Select			
SK	Clock Input			
DI	Serial Data Input			
DO	Serial Data Output			
V <sub>CC</sub>	Power Supply			
GND	Ground			
ORG	Memory Organization			
NC	No Connection			

# **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.

**Table 1. ABSOLUTE MAXIMUM RATINGS** 

Parameters	Ratings	Units
Storage Temperature	-65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	-0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 3)	Endurance	1,000,000	Program / Erase Cycles
T <sub>DR</sub>	Data Retention	100	Years

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

# **Table 3. D.C. OPERATING CHARACTERISTICS**

( $V_{CC}$  = +2.5 V to +5.5 V,  $T_A$ =-40°C to +125°C unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Max	Units
I <sub>CC1</sub>	Power Supply Current (Write)	V <sub>CC</sub> = 5.0 V		2	mA
I <sub>CC2</sub>	Power Supply Current (Read)	f <sub>SK</sub> = 2 MHz, V <sub>CC</sub> = 5.0 V, DO open		500	μΑ
I <sub>SB1</sub>	Power Supply Current (Standby) (x8 Mode)	V <sub>IN</sub> = GND or V <sub>CC</sub> , CS = GND ORG = GND		5	μΑ
I <sub>SB2</sub>	Power Supply Current (Standby) (x16 Mode)	$V_{IN}$ = GND or $V_{CC}$ , CS = GND ORG = Float or $V_{CC}$		3	μΑ
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = GND to V <sub>CC</sub>		2	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT}$ = GND to $V_{CC}$ , CS = GND		2	μΑ
V <sub>IL1</sub>	Input Low Voltage	$4.5 \text{ V} \le \text{V}_{CC} < 5.5 \text{ V}$	-0.1	0.8	V
V <sub>IH1</sub>	Input High Voltage	$4.5 \text{ V} \le \text{V}_{CC} < 5.5 \text{ V}$	2	V <sub>CC</sub> + 1	V
V <sub>IL2</sub>	Input Low Voltage	$2.5 \text{ V} \le \text{V}_{CC} < 4.5 \text{ V}$	0	V <sub>CC</sub> x 0.2	V
V <sub>IH2</sub>	Input High Voltage	$2.5 \text{ V} \le \text{V}_{CC} < 4.5 \text{ V}$	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	$4.5 \text{ V} \leq \text{V}_{CC} < 5.5 \text{ V}, \text{I}_{OL} = 3 \text{ mA}$		0.4	V
V <sub>OH1</sub>	Output High Voltage	$4.5~V~\leq~V_{CC}<5.5~V,~I_{OH}=-400~\mu A$	2.4		V
V <sub>OL2</sub>	Output Low Voltage	$2.5 \text{ V} \leq \text{V}_{CC} < 4.5 \text{ V}, \text{I}_{OL} = 1 \text{ mA}$		0.2	V
V <sub>OH2</sub>	Output High Voltage	$2.5~V~\leq~V_{CC}<4.5~V,~I_{OH}=-100~\mu A$	V <sub>CC</sub> - 0.2		V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 4. PIN CAPACITANCE ( $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{CC} = 5$  V)

Symbol	Test	Conditions	Min	Тур	Max	Units
C <sub>OUT</sub> (Note 4)	Output Capacitance (DO)	V <sub>OUT</sub> = 0 V			5	pF
C <sub>IN</sub> (Note 4)	Input Capacitance (CS, SK, DI, ORG)	$V_{IN} = 0 V$			5	pF

These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

<sup>1.</sup> The DC input voltage on any pin should not be lower than -0.5 V or higher than  $V_{CC} + 0.5$  V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than  $V_{CC} + 1.5$  V, for periods of less than 20 ns.

<sup>3.</sup> Block Mode, V<sub>CC</sub> = 5 V, 25°C

# Table 5. A.C. CHARACTERISTICS (Note 5)

(V<sub>CC</sub> = +2.5V to +5.5V,  $T_A$  = -40°C to +125°C, unless otherwise specified.)

			Limits		
Symbol	Parameter	Min	Max	Units	
t <sub>CSS</sub>	CS Setup Time	50		ns	
t <sub>CSH</sub>	CS Hold Time	0		ns	
t <sub>DIS</sub>	DI Setup Time	100		ns	
t <sub>DIH</sub>	DI Hold Time	100		ns	
t <sub>PD1</sub>	Output Delay to 1		0.25	μs	
t <sub>PD0</sub>	Output Delay to 0		0.25	μs	
t <sub>HZ</sub> (Note 6)	Output Delay to High-Z		100	ns	
t <sub>EW</sub>	Program/Erase Pulse Width		5	ms	
t <sub>CSMIN</sub>	Minimum CS Low Time	0.25		μs	
t <sub>SKHI</sub>	Minimum SK High Time	0.25		μs	
t <sub>SKLOW</sub>	Minimum SK Low Time	0.25		μs	
t <sub>SV</sub>	Output Delay to Status Valid		0.25	μs	
SK <sub>MAX</sub>	Maximum Clock Frequency	DC	2000	kHz	

# Table 6. A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50 ns		
Input Pulse Voltages	0.4 V to 2.4 V	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$	
Timing Reference Voltages	0.8 V, 2.0 V	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$	
Input Pulse Voltages	0.2 V <sub>CC</sub> to 0.7 V <sub>CC</sub>	$2.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 4.5 \text{ V}$	
Timing Reference Voltages	0.5 V <sub>CC</sub>	$2.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 4.5 \text{ V}$	
Output Load	Current Source I <sub>OLmax</sub> /I <sub>OHmax</sub> ; CL = 100 pF		

# Table 7. POWER-UP TIMING (Notes 6 and 7)

Symbol	Parameter	Max	Units
t <sub>PUR</sub>	Power-up to Read Operation	1	ms
t <sub>PUW</sub>	Power-up to Write Operation	1	ms

<sup>5.</sup> Test conditions according to "A.C. Test Conditions" table.

<sup>6.</sup> These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

<sup>7.</sup>  $t_{PUR}$  and  $t_{PUW}$  are the delays required from the time  $V_{CC}$  is stable until the specified operation can be initiated.

### **DEVICE OPERATION**

The CAV93C56 is a 2048-bit nonvolatile memory intended for use with industry standard microprocessors. The CAV93C56 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 11-bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 12-bit instructions control the reading, writing and erase operations of the device. The CAV93C56 operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation. The serial communication protocol follows the timing shown in Figure 2.

The ready/busy status can be determined after the start of internal write cycle by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 8-bit address (an additional bit when organized X8) and for write operations a 16-bit data field (8-bit for X8 organizations). The instruction format is shown in Instruction Set table.

Table	8. IN	STRU	CTION	SET	(Note 8)	١
-------	-------	------	-------	-----	----------	---

	Start	Address Data		Address			
Instruction	Bit	Opcode	x8	x16	х8	x16	Comments
READ	1	10	A8-A0	A7-A0			Read Address AN-A0
ERASE	1	11	A8-A0	A7-A0			Clear Address AN-A0
WRITE	1	01	A8-A0	A7-A0	D7-D0	D15-D0	Write Address AN-A0
EWEN	1	00	11XXXXXXX	11XXXXXX			Write Enable
EWDS	1	00	00XXXXXXX	00XXXXXX			Write Disable
ERAL	1	00	10XXXXXXX	10XXXXXX			Clear All Addresses
WRAL	1	00	01XXXXXXX	01XXXXXX	D7-D0	D15-D0	Write All Addresses

<sup>8.</sup> Address bit A8 for 256x8 organization and A7 for 128x16 organization are "Don't Care" bits, but must be kept at either a "1" or "0" for READ, WRITE and ERASE commands.




Figure 2. Synchronous Data Timing

### Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAV93C56 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpD0 or tpD1).

For the CAV93C56, after the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial

data word is preceded by a dummy zero bit. All subsequent data words will follow without a dummy zero bit. The READ instruction timing is illustrated in Figure 3.

# Erase/Write Enable and Disable

The CAV93C56 powers up in the write disable state. Any writing after power-up or after an EWDS (erase/write disable) instruction must first be preceded by the EWEN (erase/write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAV93C56 write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 4.




Figure 3. READ Instruction Timing




Figure 4. EWEN/EWDS Instruction Timing

### Write

After receiving a WRITE command (Figure 5), address and the data, the CS (Chip Select) pin must be deselected for a minimum of t<sub>CSMIN</sub>. The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAV93C56 can be determined by selecting the device and polling the DO pin. Since this device features Auto–Clear before write, it is NOT necessary to erase a memory location before it is written into.

### **Erase**

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of t<sub>CSMIN</sub> (Figure 6). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SaK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAV93C56 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.




Figure 5. Write Instruction Timing




Figure 6. Erase Instruction Timing

### **Erase All**

Upon receiving an ERAL command (Figure 7), the CS (Chip Select) pin must be deselected for a minimum of  $t_{\rm CSMIN}$ . The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAV93C56 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

### Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t<sub>CSMIN</sub> (Figure 8). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAV93C56 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.




Figure 7. ERAL Instruction Timing




Figure 8. WRAL Instruction Timing

# **ORDERING INFORMATION**

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping <sup>†</sup>
CAV93C56VE-GT3	93C56D	SOIC-8	-40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAV93C56YE-GT3	M56D	TSSOP-8	-40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>9.</sup> All packages are RoHS-compliant (Lead-free, Halogen-free).


<sup>10.</sup> The standard lead finish is NiPdAu.

11. For detailed information and a breakdown of device nomenclature and numbering systems, please see the **onsemi** Device Nomenclature document, TND310/D, available at www.onsemi.com




SOIC-8, 150 mils CASE 751BD ISSUE O

**DATE 19 DEC 2008** 




SYMBOL	MIN	NOM	MAX
Α	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
Е	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

**TOP VIEW** 



**SIDE VIEW** 



**END VIEW** 

### Notes:

- (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-012.

DOCUMENT NUMBER:	98AON34272E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8, 150 MILS		PAGE 1 OF 1	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





NOTES 5 & 6

E1

PIN 1

REFERENCE

# TSSOP8, 4.4x3.0, 0.65P


CASE 948AL **ISSUE A** 

**DATE 20 MAY 2022** 

### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5, 2009... CONTROLLING DIMENSION MILLIMETERS DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL NOT BE 0.15 IN EXCESS OF MAXIMUM MATERIAL
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
- 0.15 PER SIDE.
  DIMENSION EI DUES NUT INCLUDE INTERLEAD FLASH UR PROTRUSION.
  INTERLEAD FLASH UR PROTRUSION SHALL NUT EXCEED 0.25 PER SIDE.
  THE PACKAGE TUP MAY BE SMALLER THAN THE PACKAGE BUTTOM.
  DIMENSIONS D AND EI ARE DETERMINED AT THE UUTERMUST EXTREMES OF
  THE PLASTIC BUDY AT DATUM PLANE H.
  DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
  DIMENSIONS D AND C APPLY TO THE FLAT SECTION OF THE LEAD
  BETWEEN 0.10 AND 0.25 FROM THE LEAD TIP.
  A1 IS DEFINED AS THE LOWEST VERTICAL DISTANCE FROM THE SEATING
  PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.






TOP VIEW

В NOTE 7

8X h

□ 0.15 C B S 8 TIPS

0.10 M C B S A S NDTES 3 & 8



	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α			1.20	
A1	0.05	-	0.15	
A2	0.80	0.90	1.05	
b	0.19		0.30	
U	0.09		0.20	
D	2.90	3.00	3.10	
Ε	6.30	6.40	6.50	
E1	4.30	4.40	4.50	
e	0.65 BSC			
L	1.00 REF			
L1	0.50	0.60	0.70	
θ	0*		8*	

# **GENERIC MARKING DIAGRAM\***




XXX = Specific Device Code

WW = Work Week = Assembly Location Α = Pb-Free Package

= Year

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT\*

For additional information on our Pb-Free strategy and soldering details, please download the  $\ensuremath{\square} N$  Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DOCUMENT NUMBER:	98AON34428E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP8, 4.4X3.0, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales