8-Bit 100 Mb/s Configurable **Dual-Supply Level Translator**

The NLSX3018 is a 8-bit configurable dual-supply bidirectional level translator without a direction control pin. The I/O V_{CC} - and I/O V_L-ports are designed to track two different power supply rails, V_{CC} and V_L respectively. The V_{CC} supply rail is configurable from 1.3 V to 4.5 V while the V_L supply rail is configurable from 0.9 V to (V_{CC} -0.4) V. This allows lower voltage logic signals on the V_L side to be translated into higher voltage logic signals on the V_{CC} side, and vice-versa. Both I/O ports are auto-sensing; thus, no direction pin is required.

The Output Enable (EN) input, when Low, disables both I/O ports by putting them in 3-state. This significantly reduces the supply currents from both V_{CC} and V_L. The EN signal is designed to track V_L .

Features

- Wide High-Side V_{CC} Operating Range: 1.3 V to 4.5 V Wide Low-Side V_L Operating Range: 0.9 V to (V_{CC} - 0.4) V
- High-Speed with 100 Mb/s Guaranteed Date Rate for V_L >
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Small packaging: 4.0 mm x 2.0 mm UDFN20
 This is a Pb-Free Device

Typical Applications

• Mobile Phones, PDAs, Other Portable Device

PIN ASSIGNMENT

			•
I/O.∇ _L 1		20	I/O V _{CC} 1
I/O V _L 2	2		I/O V _{CC} 2
I/O V _L 3	3		I/O V _{CC} 3
$I/O V_L 4$	_4]	_ <u></u> 7	I/O V _{CC} 4
V_{L}	_5		V_{CC}
EN	_6]		GND
$I/O V_L 5$	7		I/O V _{CC} 5
$I/O V_L 6$	8	13	I/O V _{CC} 6
$I/O V_L 7$	9		I/O V _{CC} 7
$I/O V_L 8$	10		I/O V _{CC} 8

(Top View)



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



UDFN20 **MU SUFFIX** CASE 517AK



Specific Device Code Date Code Pb-Free Package



SOIC-20 DW SUFFIX CASE 751D



= Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package



TSSOP-20 **DT SUFFIX** CASE 948E




= Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.






Figure 2. Typical Application Circuit

Figure 3. Simplified Functional Diagram (1 I/O Line) (EN = 1)

PIN ASSIGNMENT

Pins	Description
V _{CC}	V _{CC} Input Voltage
V _L	V _L Input Voltage
GND	Ground
EN	Output Enable
I/O V _{CC} n	I/O Port, Referenced to V _{CC}
I/O V _L n	I/O Port, Referenced to VL
THI	S DEVICE PLEASENTA

FUNCTION TABLE

EN	Operating Mode
MU	Hi-Z
K, HOO,	I/O Buses Connected

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V _{CC}	V _{CC} Supply Voltage	-0.5 to +5.5		V
V _L	V _L Supply Voltage	-0.5 to +5.5		V
I/O V _{CC}	V _{CC} -Referenced DC Input/Output Voltage	-0.5 to (V _{CC} + 0.3)		V
I/O V _L	V _L -Referenced DC Input/Output Voltage	-0.5 to (V _L + 0.3)		V
V _{EN}	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I _{IK}	Input Diode Clamp Current	-50	V _I < GND	mA
lok	Output Diode Clamp Current	-50	V _O < GND	mA
Icc	DC Supply Current Through V _{CC}	±100		mA
IL	DC Supply Current Through V _L	±100		mA
I _{GND}	DC Ground Current Through Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150	No. 0	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit			
V _{CC}	V _{CC} Supply Voltage	1.3	4.5	V			
V _L	V _L Supply Voltage	0.9	V _{CC} - 0.4	V			
V _{EN}	Enable Control Pin Voltage	GND	4.5	V			
V _{IO}	Bus Input/Output Voltage	GND GND	4.5 4.5	V			
T _A	Operating Temperature Range	-40	+85	°C			
ΔΙ/ΔV	Input Transition Rise or Rate V _I , V _{IO} from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V \pm 0.3 V	0	10	ns			
	V ₁ , V _{1O} from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V ± 0.3 V						

DC ELECTRICAL CHARACTERISTICS

					-40	0°C to +85	°C	
Symbol	Parameter	Test Conditions (Note 1)	V _{CC} (V) (Note 2)	V_L (V) (Note 3)	Min	Typ (Note 4)	Max	Unit
V _{IHC}	I/O V _{CC} Input HIGH Voltage		1.3 to 4.5	0.9 to (V _{CC} – 0.4)	0.8 * V _{CC}	-	-	V
V _{ILC}	I/O V _{CC} Input LOW Voltage		1.3 to 4.5	0.9 to (V _{CC} – 0.4)	-	-	0.2 * V _{CC}	V
V _{IHL}	I/O V _L Input HIGH Voltage		1.3 to 4.5	0.9 to (V _{CC} – 0.4)	0.8 * V _L	-	-	V
V _{ILL}	I/O V _L Input LOW Voltage		1.3 to 4.5	0.9 to (V _{CC} – 0.4)	-	-	0.2 * V _L	V
V _{IH}	Control Pin Input HIGH Voltage	T _A = +25°C	1.3 to 4.5	0.9 to (V _{CC} – 0.4)	0.8 * V _L	-	-	V
V _{IL}	Control Pin Input LOW Voltage	T _A = +25°C	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		-	0.2 * V _L	V
V _{OHC}	I/O V _{CC} Output HIGH Voltage	I/O V _{CC} Source Current = 20 μA	1.3 to 4.5	0.9 to (V _{CC} = 0.4)	0.8 * V _{CC}	OFS	_	V
V _{OLC}	I/O V _{CC} Output LOW Voltage	I/O V _{CC} Sink Current = 20 μA	1.3 to 4.5	0.9 to (V _{CC} – 0.4)	EN	_	0.2 * V _{CC}	V
V _{OHL}	I/O V _L Output HIGH Voltage	I/O V _L Source Current = 20 μA	1.3 to 4.5	0.9 to (V _{CC} – 0.4)	0.8 * V _L	-	-	V
V _{OLL}	I/O V _L Output LOW Voltage	I/O V _L Sink Current = 20 μA	1.3 to 4.5	0.9 to (V _{CC} - 0.4)	71	D/-	0.2 * V _L	V

- Normal test conditions are V_{EN} = 0 V, C_{IOVCC} = 15 pF and C_{IOVL} = 15 pF, unless otherwise specified.
 V_{CC} is the supply voltage associated with the high voltage port, and V_{CC} ranges from +1.3 V to 4.5 V under normal operating conditions.
 V_L is the supply voltage associated with the low voltage port. V_L must be less than or equal to (V_{CC} 0.4) V during normal operation. However, during startup and shutdown conditions, V_L can be greater than (V_{CC} 0.4) V.
 Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

POWER CONSUMPTION

	Test Conditions		V _{CC} (V) V _L (V)	-40				
Symbol	Parameter	(Note 5)	(Note 6)	(Note 7)	Min	Тур	Max	Unit
I _{Q-VCC}	Supply Current from V _{CC}	$ \begin{split} EN &= V_{L}, \text{ I/O } V_{COn} = 0 \text{ V}, \text{ I/O } V_{Ln} = 0 \text{ V}, \\ \text{I/O } V_{CCn} &= V_{CC} \text{ or I/O } V_{Ln} = V_{L} \text{ and } I_o = 0 \end{split} $	1.3 to 3.6	0.9 to (V _{CC} – 0.4)	ı	-	1.0	μΑ
I_{Q-VL}	Supply Current from V _L	$ \begin{aligned} &EN = V_L; \text{ I/O } V_{CCn} = 0 \text{ V, I/O } V_{Ln} = 0 \text{ V,} \\ &I/O V_{OCn} = V_{CC} \text{ or I/O } V_{Ln} = V_L \text{ and } I_o = 0 \end{aligned} $	1.3 to 3.6	0.9 to (V _{CC} – 0.4)	ı	-	1.0	μΑ
*		$ \begin{array}{c} \text{EN} = \text{V}_{\text{L}}, \text{ I/O V}_{\text{CCn}} = 0 \text{ V, I/O V}_{\text{Ln}} = 0 \text{ V,} \\ \text{I/O V}_{\text{CCn}} = \text{V}_{\text{CC}} \text{ or I/O V}_{\text{Ln}} = (\text{V}_{\text{CC}} - 0.2 \text{ V)} \text{ and I}_{\text{O}} = 0 \end{array} $		< (V _{CC} – 0.2)	-	-	2.0	
I _{TS-VCC}	V _{CC} Tristate Output Mode Supply Current	EN = 0 V	1.3 to 3.6	0.9 to (V _{CC} – 0.4)	-	-	1.0	μΑ
I _{TS-VL}	V _L Tristate Output Mode Supply	EN = 0 V	1.3 to 3.6	0.9 to (V _{CC} – 0.4)	-	-	0.2	μΑ
	Current	EN = 0 V		V _{CC} – 0.2	-	-	2.0	
loz	I/O Tristate Output	EN = 0 V	1.3 to 3.6	0.9 to (V _{CC} – 0.4)	-	-	0.15	μΑ
	Mode Leakage Current	EN = 0 V]	V _{CC} – 0.2	_	_	2.0	
I _{EN}	Output Enable Pin Input Current	-	1.3 to 3.6	0.9 to (V _{CC} – 0.4)	-	_	1.0	μΑ

- 5. Normal test conditions are $V_{EN} = 0 \text{ V}$, $C_{IOVCC} = 15 \text{ pF}$ and $C_{IOVL} = 15 \text{ pF}$, unless otherwise specified.
- 6. V_{CC} is the supply voltage associated with the high voltage port, and V_{CC} ranges from +1.3 V to 3.6 V.
- 7. V_L is the supply voltage associated with the low voltage port. V_L must be less than or equal to (V_{CC} 0.4) V during normal operation. However, during startup and shutdown conditions, V_L can be greater than $(V_{CC} - 0.4) V$.

TIMING CHARACTERISTICS

					-4	0°C to +85	°C	
Symbol	Parameter	Test Conditions (Note 8)	V _{CC} (V) (Note 9)	V _L (V) (Note 10)	Min	Typ (Note 11)	Max	Unit
t _{R-VCC}	I/O V _{CC} Rise Time (Output = I/O_V _{CC})	C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		0.7	2.4	ns
t _{F-VCC}	I/O V _{CC} Falltime (Output = I/O_V _{CC})	C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		0.5	1.0	ns
t _{R-VL}	I/O V _L Risetime (Output = I/O_V _L)	C _{IOVL} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		1.0	3.8	ns
t _{F-VL}	I/O V _L Falltime (Output = I/O_V _L)	C _{IOVL} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		0.6	1.2	ns
Z _{O-VCC}	I/O V _{CC} One-Shot Output Impedance		1.3 to 4.5	0.9 to (V _{CC} – 0.4)		30		Ω
Z _{O-VL}	I/O V _L One-Shot Output Impedance		1.3 to 4.5	0.9 to (V _{CC} – 0.4)		30	Mr.	Ω
t _{PD_VL-VCC}	Propagation Delay (Output = I/O_V _{CC} , t _{PHL} , t _{PLH})	C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		4.5	9.3	ns
t _{PD_VCC-VL}	Propagation Delay (Output = I/O_V _L , t _{PHL} , t _{PLH})	C _{IOVL} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)	Ell	3.0	6.5	ns
tsk vl-vcc	Channel-to-Channel Skew (Output = I/O_V _{CC})	C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)	710	0.2	0.3	nS
tsk_vcc-vl	Channel-to-Channel Skew (Output = I/O_V _L)	C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		0.2	0.3	nS
MDR	Maximum Data Rate	$(Output = I/O_V_{CC}, \\ C_{IOVCC} = 15 \text{ pF}) \\ (Output = I/O_V_L, \\ C_{IOVL} = 15 \text{ pF})$	1.3 to 4.5	0.9 to (V _{CC} – 0.4) > 1.8	110 140			Mb/s

Normal test conditions are V_{EN} = 0 V, C_{IOVCC} = 15 pF and C_{IOVL} = 15 pF, unless otherwise specified.
 V_{CC} is the supply voltage associated with the high voltage port, and V_{CC} ranges from +1.3 V to 4.5 V under normal operating conditions.
 V_L is the supply voltage associated with the low voltage port. V_L must be less than or equal to (V_{CC} – 0.4) V during normal operation. However, during startup and shutdown conditions, V_L can be greater than (V_{CC} – 0.4) V.
 Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

THIS DE

ENABLE / DISABLE TIME MEASUREMENTS

					-4	0°C to +85°	°C	
Symbol	Parameter	Test Conditions (Note 12)	V _{CC} (V) (Note 13)	V_L (V) (Note 14)	Min	Typ (Note 15)	Max	Unit
t _{EN-VCC}	Turn-On Enable Time (Output = I/O_V _{CC} , t _{pZH})	C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		130	180	ns
	Turn-On Enable Time (Output = I/O_V _{CC} , t _{pZL})	C _{IOVL} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		100	150	ns
t _{EN-VL}	Turn-On Enable Time (Output = I/O_V _L , t _{pZH})	C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		95	185	ns
	Turn-On Enable Time (Output = I/O_V _L , t _{pZL})	C _{IOVL} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		70	110	ns
t _{DIS-VCC}		C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		175	250	ns
	Propagation Delay (Output = I/O_V _{CC} , t _{PLZ})	C _{IOVL} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		150	190	ns
t _{DIS-VL}	Turn-Off Disable Time (Output = I/O_V _L , t _{pHZ})	C _{IOVCC} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)		180	250	ns
	Propagation Delay (Output = I/O_V _L , t _{PLZ})	C _{IOVL} = 15 pF	1.3 to 4.5	0.9 to (V _{CC} – 0.4)	EN	160	220	ns

- 12. Normal test conditions are V_{EN} = 0 V, C_{IOVCC} = 15 pF and C_{IOVL} = 15 pF, unless otherwise specified.

 13. V_{CC} is the supply voltage associated with the high voltage port, and V_{CC} ranges from +1.3 V to 4.5 V under normal operating conditions.

 14. V_L is the supply voltage associated with the low voltage port. V_L must be less than or equal to (V_{CC} 0.4) V during normal operation. However, during startup and shutdown conditions, V_L can be greater than (V_{CC} 0.4) V.
- 15. Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25 °C. All units are production tested at T_A = +25 °C. Limits over the operating temperature range are guaranteed by design.





Figure 4. Driving I/O V_L Test Circuit and Timing


Figure 5. Driving I/O V_{CC} Test Circuit and Timing



Test	Switch
t _{PZH} , t _{PHZ}	Open
t _{PZL} , t _{PLZ}	2 x V _{CC}

 $C_L=15$ pF or equivalent (Includes jig and probe capacitance) $R_L=R_1=50~k\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically 50 $\Omega)$

Figure 6. Test Circuit for Enable/Disable Time Measurement



IMPORTANT APPLICATIONS INFORMATION

Level Translator Architecture

The NLSX3018 auto sense translator provides bi-directional voltage level shifting to transfer data in multiple supply voltage systems. This device has two supply voltages, V_L and V_{CC} , which set the logic levels on the input and output sides of the translator. When used to transfer data from the V_L to the V_{CC} ports, input signals referenced to the V_L supply are translated to output signals with a logic level matched to V_{CC} . In a similar manner, the V_{CC} to V_L translation shifts input signals with a logic level compatible to V_{CC} to an output signal matched to V_L .

The NLSX3018 consists of four bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. The one-shot circuits are used to detect the rising or falling input signals. In addition, the one shots decrease the rise and fall time of the output signal for high-to-low and low-to-high transitions.

Input Driver Requirements

For proper operation, the input driver to the auto sense translator should be capable of driving 2.0 mA of peak output current.

Output Load Requirements

The NLSX3018 is designed to drive CMOS inputs. Resistive pullup or pulldown loads of less than 50 k Ω should not be used with this device. The NLSX3373 or NLSX3378 open–drain auto sense translators are alternate translator options for an application such as the I²C bus that requires pullup resistors.

Enable Input (EN)

The NLSX3018 has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of

the device and drives the I/O $V_{\rm CC}$ and I/O $V_{\rm L}$ pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the $V_{\rm L}$ supply and has Over–Voltage Tolerant (OVT) protection.

Uni-Directional versus Bi-Directional Translation

The NLSX3018 can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

Power Supply Guidelines

It is recommended that the V_L supply should be less than or equal to the value of the V_{CC} minus 0.4 V. The sequencing of the power supplies will not damage the device during the power up operation; however, the current consumption of the device will increase if V_L exceeds V_{CC} minus 0.4 V. In addition, the I/O V_{CC} and I/O V_L pins are in the high impedance state if either supply voltage is equal to 0 V.

For optimal performance, 0.01 to 0.1 μF decoupling capacitors should be used on the V_L and V_{CC} power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the power supply voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

ORDERING INFORMATION

Device	Package	Shipping [†]
NLSX3018MUTAG	UDFN20 (Pb-Free)	3000 / Tape & Reel
NLSX3018DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel
NLSX3018DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






UDFN20 4x2, 0.4P CASE 517AK **ISSUE 0**


DATE 14 NOV 2006






NOTE 5





MOUNTING FOOTPRINT SOLDERMASK DEFINED*



*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
- MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH MAY NOT EXCEED 0.03 ONTO BOTTOM SURFACE OF TERMINALS.
- DETAIL A SHOWS OPTIONAL
 CONSTRUCTION FOR TERMINALS.

		MILLIMETERS			
DIN	Λ	MIN	MAX		
Α		0.45	0.55		
A1		0.00	0.05		
A3		0.13 REF			
b		0.15	0.25		
D		4.00	BSC		
Е		2.00	BSC		
е		0.40	BSC		
L	Ī	0.50	0.60		
L1		0.00	0.03		
L2		0.60	0.70		

GENERIC MARKING DIAGRAM*



XX = Specific Device Code

= Date Code

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON23419D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UDFN20 4x2, 0.4P		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the v special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales