# 8-Bit Dual-Supply Non-**Inverting Level Translator**

The NLSV8T244 is a 8-bit configurable dual-supply voltage level translator. The input A<sub>n</sub> and output B<sub>n</sub> ports are designed to track two different power supply rails, V<sub>CCA</sub> and V<sub>CCB</sub> respectively. Both supply rails are configurable from 0.9 V to 4.5 V allowing universal low-voltage translation from the input  $A_n$  to the output  $B_n$  port.

#### **Features**

- Wide V<sub>CCA</sub> and V<sub>CCB</sub> Operating Range: 0.9 V to 4.5 V
- High-Speed w/ Balanced Propagation Delay
- Inputs and Outputs have OVT Protection to 4.5 V
- Non-preferential V<sub>CCA</sub> and V<sub>CCB</sub> Sequencing
- Outputs at 3-State until Active V<sub>CC</sub> is Reached
- Power-Off Protection
- Outputs Switch to 3-State with V<sub>CCB</sub> at GND
- Ultra-Small Packaging: 4.0 mm x 2.0 mm UDFN20
- This is a Pb-Free Device

## **Typical Applications**

Mobile Phones, PDAs, Other Portable Devices

## **Important Information**

Protection for All Pins:
HBM (Human Body Model) > 6000 V • ESD Protection for All Pins:



## ON Semiconductor®

http://onsemi.com

### MARKING **DIAGRAMS**



## UQFN20 **MU SUFFIX** CASE 517AK



Specific Device Code Date Code

Pb-Free Package



## SOIC-20 DW SUFFIX CASE 751D



= Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package



TSSOP-20 **DT SUFFIX** CASE 948E



= Assembly Location

= Wafer Lot = Year


= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.



$V_{CCA}$	1		$V_{\text{CCB}}$
A1	_2		B1
A2	3	18	B2
АЗ	4		ВЗ
A4	5		B4
<b>A</b> 5	_6 ]		B5
A6	7		B6
A7	8 ]	13	В7
A8	9 ]	12	B8
GND	10 ]		ŌĒ
	(Top Vie	w)	

18				<b>X</b>	B8		OP
	Figu	re 1. Logi	c Diagra	m			Figure 2. F
							MOLIBOIN
	TRUTH TABL	.E				NNE	IN ASSIGNMENT
	Ir	puts		Outputs	200	P	IN C
	ŌĒ	A <sub>r</sub>		B <sub>n</sub>	36-72	V	CCA
	L	1		10 <sub>17</sub>	<u>_</u> O\_	V	CCB
	L	Н		Н	70	G	ND
	Н	X		3-State	1/1/	А	n
		INC	101	5,5		В	n
		EVI		RE		ō	E
	,,15		QE!				
	THIST		4-				

PIN	FUNCTION
Voca	Input Port DC Power Supply
V <sub>CCB</sub>	Output Port DC Power Supply
GND	Ground
A <sub>n</sub>	Input Port
B <sub>n</sub>	Output Port
ŌĒ	Output Enable

#### **MAXIMUM RATINGS**

Symbol	Rating		Value	Condition	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	DC Supply Voltage		-0.5 to +5.5		V
V <sub>I</sub>	DC Input Voltage	A <sub>n</sub>	-0.5 to +5.5		V
V <sub>C</sub>	Control Input	ŌĒ	-0.5 to +5.5		V
V <sub>O</sub>	DC Output Voltage (Power Down)	B <sub>n</sub>	-0.5 to +5.5	V <sub>CCA</sub> = V <sub>CCB</sub> = 0	V
	(Active Mode)	B <sub>n</sub>	-0.5 to +5.5		V
	(Tri-State Mode)	B <sub>n</sub>	-0.5 to +5.5		V
I <sub>IK</sub>	DC Input Diode Current		-20	V <sub>I</sub> < GND	mA
lok	DC Output Diode Current		-50	V <sub>O</sub> < GND	mA
Io	DC Output Source/Sink Current		±50		mA
I <sub>CCA</sub> , I <sub>CCB</sub>	DC Supply Current Per Supply Pin		±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin		±100	(2)	mA
T <sub>STG</sub>	Storage Temperature		-65 to +150	CIQ!	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	Positive DC Supply Voltage		0.9	4.5	V
VI	Bus Input Voltage	NOV	GND	4.5	V
$V_{C}$	Control Input	Œ	GND	4.5	V
$V_{IO}$	Bus Output Voltage (Pow	er Down Mode) B <sub>n</sub>	GND	4.5	V
	2.6	(Active Mode) B <sub>n</sub>	GND	V <sub>CCB</sub>	V
	RES	Γri-State Mode) Β <sub>n</sub>	GND	4.5	V
$T_A$	Operating Temperature Range		-40	+85	°C
Δt / ΔV	Input Transition Rise or Rate V <sub>I</sub> , from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V $\pm$ 0.	3V	0	10	nS
THIS	DEVICEPLERSEN				

## DC ELECTRICAL CHARACTERISTICS

					-40°C to	o +85°C	
Symbol	Parameter	Test Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage		3.6 – 4.5	0.9 – 4.5	2.2	-	٧
	(An, $\overline{OE}$ )		2.7 – 3.6		2.0	-	
			2.3 – 2.7		1.6	-	
			1.4 – 2.3		0.65 * V <sub>CCA</sub>	-	
			0.9 – 1.4		0.9 * V <sub>CCA</sub>	-	
V <sub>IL</sub>	Input LOW Voltage		3.6 – 4.5	0.9 – 4.5	_	8.0	٧
	(An, $\overline{OE}$ )		2.7 – 3.6		_	0.8	
			2.3 – 2.7		-	0.7	
			1.4 – 2.3		_	0.35 * V <sub>CCA</sub>	
			0.9 – 1.4		_	0.1 * V <sub>CCA</sub>	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -100 \mu A; V_I = V_{IH}$	0.9 - 4.5	0.9 – 4.5	V <sub>CCB</sub> - 0.2	No	V
		$I_{OH} = -0.5 \text{ mA}; V_I = V_{IH}$	0.9	0.9	0.75 * V <sub>CCB</sub>	· SI	
		$I_{OH} = -2 \text{ mA}; V_I = V_{IH}$	1.4	1.4	1.05	-	
		$I_{OH} = -6 \text{ mA}; V_I = V_{IH}$	1.65	1.65	1,25	-	
			2.3	2.3	2.0	-	
		$I_{OH} = -12 \text{ mA}; V_I = V_{IH}$	2.3	2.3	1.8	-	
			2.7	2.7	2.2	_	
		$I_{OH} = -18 \text{ mA}; V_I = V_{IH}$	2.3	2,3	1.7	-	
			3.0	3.0	2.4	-	
		$I_{OH} = -24 \text{ mA}; V_I = V_{IH}$	3.0	3.0	2.2	-	
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 100 \mu\text{A};  V_{I} = V_{IL}$	0.9 – 4.5	0.9 – 4.5	ı	0.2	V
		$I_{OL} = 0.5 \text{ mA}; V_I = V_{IL}$	1.0	1.1	ı	0.3	
		$I_{OL} = 2 \text{ mA}; V_I = V_{IL}$	1.4	1.4	ı	0.35	
	15	$I_{OL} = 6 \text{ mA}; V_I = V_{IL}$	1.65	1.65	ı	0.3	
	A PIC	$I_{OL}$ = 12 mA; $V_I$ = $V_{IL}$	2.3	2.3	-	0.4	
	19.0	SYNTH	2.7	2.7	ı	0.4	
	"ICK OF EN	$I_{OL} = 18 \text{ mA}; V_I = V_{IL}$	2.3	2.3	-	0.6	
	ENTRE		3.0	3.0	ı	0.45	
	O DEVICE PLEA	$I_{OL}$ = 24 mA; $V_I$ = $V_{IL}$	3.0	3.0	-	0.6	
l <sub>l</sub>	Input Leakage Current	$V_I = V_{CCA}$ or GND	0.9 - 4.5	0.9 - 4.5	-1.0	1.0	μΑ
l <sub>OFF</sub>	Power-Off Leakage Current	<u>OE</u> = 0 V	0 0.9 – 4.5	0.9 – 4.5 0	−1.0 −1.0	1.0 1.0	μΑ
I <sub>CCA</sub>	Quiescent Supply Current	$V_I = V_{CCA}$ or GND; $I_O = 0$ , $V_{CCA} = V_{CCB}$	0.9 – 4.5	0.9 – 4.5	-	2.0	μΑ
I <sub>CCB</sub>	Quiescent Supply Current	$V_I = V_{CCA}$ or GND; $I_O = 0$ , $V_{CCA} = V_{CCB}$	0.9 – 4.5	0.9 – 4.5	-	2.0	μΑ
CA + ICCB	Quiescent Supply Current	$V_I = V_{CCA}$ or GND; $I_O = 0$ , $V_{CCA} = V_{CCB}$	0.9 – 4.5	0.9 – 4.5	-	4.0	μΑ
$\Delta I_{CCA}$	Increase in I <sub>CC</sub> per Input Voltage, Other Inputs at V <sub>CCA</sub> or GND	$V_I = V_{CCA} - 0.6 V;$ $V_I = V_{CCA}$ or GND	4.5 3.6	4.5 3.6	-	10 5.0	μΔ
$\Delta I_{CCB}$	Increase in I <sub>CC</sub> per Input Voltage, Other Inputs at V <sub>CCA</sub> or GND	$V_I = V_{CCA} - 0.6 \text{ V};$ $V_I = V_{CCA} \text{ or GND}$	4.5 3.6	4.5 3.6	-	10 5.0	μ <b>Δ</b>
l <sub>OZ</sub>	I/O Tri-State Output Leakage	$T_A = 25^{\circ}C, \overline{OE} = 0 \text{ V}$	0.9 – 4.5	0.9 – 4.5	-1.0	1.0	μA

TOTAL STATIC POWER CONSUMPTION (I<sub>CCA</sub> + I<sub>CCB</sub>)

	-40°C to +85°C										
					V <sub>CCI</sub>	<sub>B</sub> (V)					
	4.	.5	3	.3	2.	.8	1	.8	0.	.9	
V <sub>CCA</sub> (V)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
4.5		2		2		2		2		< 1.5	μА
3.3		2		2		2		2		< 1.5	μА
2.8		< 2		< 1		< 1		< 0.5		< 0.5	μА
1.8		< 1		< 1		< 0.5		< 0.5		< 0.5	μА
0.9		< 0.5		< 0.5		< 0.5		< 0.5		< 0.5	μА

NOTE: Connect ground before applying supply voltage V<sub>CCA</sub> or V<sub>CCB</sub>. This device is designed with the feature that the power–up sequence of V<sub>CCA</sub> and V<sub>CCB</sub> will not damage the IC.

#### **AC ELECTRICAL CHARACTERISTICS**

							-40°C to	o +85°C				2	
		,		V <sub>CCB</sub> (V)							•		
			4.	5	3.	3	2.	.8	1,	.8	1.	2	
Symbol	Parameter	V <sub>CCA</sub> (V)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> ,	Propagation	4.5		1.6		1.8		2.0		2.1		2.3	nS
t <sub>PHL</sub> (Note 1)	Delay,	3.3		1.7		1.9		2.1	R	2.3		2.6	
(Note 1)	A <sub>n</sub> to B <sub>n</sub>	2.8		1.9		2.1		2.3	),	2.5	12	2.8	
		1.8		2.1		2.4		2.5	250	2.7	)	3.0	
		1.2		2.4		2.7	DA	2.8	Un.	3.0		3.3	
t <sub>PZH</sub> ,	Output	4.5		2.6		3.8	10	4.0	16,	4.1		4.3	nS
t <sub>PZL</sub> (Note 1)	Enable,	3.3		3.7	N	3.9	10,	4.1		4.3		4.6	
(Note 1)	OE to B <sub>n</sub>	2.5		3.9	7	4.1	R	4.3		4.5		4.8	
		1.8		4.1	17	4.4	0,	4.5		4.7		5.0	
		1.2	$O_{j}$	4.4	), "	4.7		4.8		5.0		5.3	
t <sub>PHZ</sub> ,	Output	4.5	7	2.6	1/2	3.8		4.0		4.1		4.3	nS
t <sub>PLZ</sub> (Note 1)	Disable,	3.3	· K	3.7	1,	3.9		4.1		4.3		4.6	
(Note 1)	OE to B <sub>n</sub>	2.5	10	3.9		4.1		4.3		4.5		4.8	
	OF	1.8	RV	4.1		4.4		4.5		4.7		5.0	
	115	1.2		4.4		4.7		4.8		5.0		5.3	
t <sub>OSHL</sub> ,	Output to	4.5		0.15		0.15		0.15		0.15		0.15	nS
t <sub>OSLH</sub> (Note 1)	Output Skew,	3.3		0.15		0.15		0.15		0.15		0.15	
(NOTE 1)	Time	2.5		0.15		0.15		0.15		0.15		0.15	
		1.8		0.15		0.15		0.15		0.15		0.15	
		1.2		0.15		0.15		0.15		0.15		0.15	

<sup>1.</sup> Propagation delays defined per Figure 3.

## **CAPACITANCE**

Symbol	Parameter	Test Conditions	Typ (Note 2)	Unit
C <sub>IN</sub>	Control Pin Input Capacitance	$V_{CCA} = V_{CCB} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CCA/B}$	3.5	pF
C <sub>I/O</sub>	I/O Pin Input Capacitance	$V_{CCA} = V_{CCB} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CCA/B}$	5.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CCA} = V_{CCB} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CCA}, f = 10 \text{ MHz}$	20	pF

Typical values are at T<sub>A</sub> = +25°C.
 C<sub>PD</sub> is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from: I<sub>CC(operating)</sub> ≅ C<sub>PD</sub> x V<sub>CC</sub> x f<sub>IN</sub> x N<sub>SW</sub> where I<sub>CC</sub> = I<sub>CCA</sub> + I<sub>CCB</sub> and N<sub>SW</sub> = total number of outputs switching.





Figure 3. AC (Propagation Delay) Test Circuit


Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	OPEN
$t_{PLZ}$ , $t_{PZL}$	V <sub>CCO</sub> x 2
t <sub>PHZ</sub> , t <sub>PZH</sub>	GND

C<sub>L</sub> = 15 pF or equivalent (includes probe and jig capacitance)

 $R_L = 2 \text{ k}\Omega$  or equivalent

 $Z_{OUT}$  of pulse generator = 50  $\Omega$ 





Waveform 2 – Output Enable and Disable Times  $t_R = t_F = 2.0 \text{ ns}$ , 10% to 90%; f = 1 MHz;  $t_W = 500 \text{ ns}$ 

Figure 4. AC (Propagation Delay) Test Circuit Waveforms

	V <sub>CC</sub>					
Symbol	3.0 V – 4.5 V	2.3 V – 2.7 V	1.65 V – 1.95 V	1.4 V – 1.6 V	0.9 V – 1.3 V	
$V_{mA}$	V <sub>CCA</sub> /2					
V <sub>mB</sub>	V <sub>CCB</sub> /2					
V <sub>X</sub>	V <sub>OL</sub> x 0.1					
V <sub>Y</sub>	V <sub>OH</sub> x 0.9					

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLSV8T244MUTAG	UQFN20 (Pb-Free)	3000 / Tape & Reel
NLSV8T244DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel
NLSV8T244DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.









## UDFN20 4x2, 0.4P CASE 517AK **ISSUE 0**


**DATE 14 NOV 2006** 






NOTE 5





### **MOUNTING FOOTPRINT SOLDERMASK DEFINED\***



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
- MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH MAY NOT EXCEED 0.03 ONTO BOTTOM SURFACE OF TERMINALS.
- DETAIL A SHOWS OPTIONAL
  CONSTRUCTION FOR TERMINALS.

	MILLIN	MILLIMETERS		
DIN	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.13	0.13 REF		
b	0.15	0.25		
D	4.00	4.00 BSC		
E	2.00	2.00 BSC		
е	0.40	0.40 BSC		
L	0.50	0.60		
L1	0.00	0.03		
L2	0.60	0.70		

## **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code

= Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON23419D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UDFN20 4x2, 0.4P		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the v special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.






SOIC-20 WB CASE 751D-05 **ISSUE H** 

**DATE 22 APR 2015** 


## SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


	MILLIMETERS		
DIM	MIN MAX		
Α	2.35	2.65	
A1	0.10	0.25	
b	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
E	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0°	7 °	

## **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

## **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





TSSOP-20 WB

#### **DATE 17 FEB 2016**

#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
  DIMENSION AT MAXIMUM MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE -W-.


	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0°	8°	0°	8°

## **RECOMMENDED SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **GENERIC MARKING DIAGRAM\***



= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales