4-Bit 100 Mb/s Configurable **Dual-Supply Level Translator**

The NLSX5014 is a 4-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The I/O V_{CC}- and I/O V_L-ports are designed to track two different power supply rails, V_{CC} and V_L respectively. Both the V_{CC} and the V_L supply rails are configurable from 0.9 V to 4.5 V. This allows a logic signal on the V_L side to be translated to either a higher or a lower logic signal voltage on the V_{CC} side, and vice-versa.

The NLSX5014 offers the feature that the values of the V_{CC} and V_L supplies are independent. Design flexibility is maximized because V_I can be set to a value either greater than or less than the V_{CC} supply. In contrast, the majority of competitive auto sense translators have a restriction that the value of the V_L supply must be equal to less than (V_{CC} - 0.4) V.

The NLSX5014 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the NLSX5014 is that each I/O V_{Ln} and I/O V_{CCn} channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current from both V_{CC} and V_L. The EN signal is referenced to the V_L supply.

Features

- Wide V_{CC}, V_L Operating Range: 0.9
- V_L and V_{CC} are independent
 - V_L may be greater than, equal to, or less than V_{CO}
- High 100 pF Capacitive Drive Capability
- High-Speed with 140 Mb/s Guaranteed Date Rate for V_{CC} , $V_L > 1.8 \text{ V}$
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Powerup Sequencing
- Power-Off Protection
- Small packaging: 1.7 mm x 2.0 mm UQFN12, SOIC14, TSSOP14
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

• Mobile Phones, PDAs, Other Portable Devices

Important Information

- ESD Protection for All Pins:
 - ♦ HBM (Human Body Model) > 7000 V



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS



UQFN12 MU SUFFIX CASE 523AE




Date Code Pb–Free Package

(Note: Microdot may be in either location)



SOIC-14 D SUFFIX





TSSOP-14 **DT SUFFIX CASE 948G**



Assembly Location


Wafer Lot Year Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NLSX5014MUTAG	UQFN12 (Pb-Free)	3000/Tape & Reel
NLSX5014DR2G	SO-14 (Pb-Free)	2500/Tape & Reel
NLSX5014DTR2G	TSSOP14 (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.







Figure 1. Typical Application Circuit

Figure 2. Simplified Functional Diagram (1 I/O Line)






Figure 4. Application Example for V_L > V_{CC}





Figure 1. Pin Assignments



PIN ASSIGNMENT

Pins	Description	
V _{CC}	V _{CC} Input Voltage	
VL	V _L Input Voltage	
GND	Ground	
EN	Output Enable	
I/O V _{CC} n	I/O Port, Referenced to V _{CC}	
I/O V _L n	I/O Port, Referenced to V _L	

FUNCTION TABLE

EN	Operating Mode
L	Hi–Z
Н	I/O Buses Connected

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V _{CC}	High-side DC Supply Voltage	-0.5 to +5.5		V
VL	Low-side DC Supply Voltage	-0.5 to +5.5		V
I/O V _{CC}	V _{CC} -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
I/O V _L	V _L -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
VI	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
I _{CC}	DC Supply Current Through V _{CC}	±100		mA
IL	DC Supply Current Through V _L	±100		mA
I _{GND}	DC Ground Current Through Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150	No.	°C
	ESD Rating Machine Model Human Body Model Charged Device Model LU Pass	400 7000 2000 100	NDESIGN	V V V mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	High-side Positive DC Supply Voltage	0.9	4.5	٧
V_{L}	Low-side Positive DC Supply Voltage	0.9	4.5	٧
VI	Enable Control Pin Voltage	GND	4.5	V
V _{IO}	Bus Input/Output Voltage	GND GND	4.5 4.5	V
T _A	Operating Temperature Range	-55	+125	°C
Δt/ΔV	Input Transition Rise or Rate V _I , V _{IO} from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V \pm 0.3 V	0	10	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

					-40	-40°C to +85°C		-55°C to +125°C		
Symbol	Parameter	Test Conditions (Note 1)	V _{CC} (V) (Note 2)	V _L (V) (Note 3)	Min	Typ (Note 4)	Max	Min	Max	Unit
V _{IHC}	I/O V _{CC} Input HIGH Voltage		0.9 – 4.5	0.9 – 4.5	2/3 * V _{CC}	-	-	2/3 * V _{CC}	-	٧
V _{ILC}	I/O V _{CC} Input LOW Voltage		0.9 – 4.5	0.9 – 4.5	-	-	1/3 * V _{CC}	-	1/3 * V _{CC}	٧
V _{IHL}	I/O V _L Input HIGH Voltage		0.9 – 4.5	0.9 – 4.5	2/3 * V _L	-	_	2/3 * V _L	-	V
V _{ILL}	I/O V _L Input LOW Voltage		0.9 – 4.5	0.9 – 4.5	-	-	1/3 * V _L	-	1/3 * V _L	٧
V _{IH}	Control Pin Input HIGH Voltage	T _A = +25°C	1.2 – 4.5	1.2 – 4.5	2/3 * V _L	-	-	2/3 * V _L	-	V
V _{IL}	Control Pin Input LOW Voltage	T _A = +25°C	1.2 – 4.5	1.2 – 4.5	-	-	1/3 * V _L	-	1/3 * V _L	V
V _{IH}	Control Pin Input HIGH Voltage	T _A = +25°C	V _{CC} < 1.2	V _L < 1.2	VL	-		V <u>S</u>	_	V
V _{IL}	Control Pin Input LOW Voltage	T _A = +25°C	V _{CC} < 1.2	V _L < 1.2	-		0/	_	0	V
V _{OHC}	I/O V _{CC} Output HIGH Voltage	I/O V _{CC} source current = 20 μA	0.9 – 4.5	0.9 – 4.5	0.9 * V _{CC}	RE	i –	0.9 * V _{CC}	-	V
V _{OLC}	I/O V _{CC} Output LOW Voltage	I/O V _{CC} sink current = 20 μA	0.9 – 4.5	0.9 = 4.5	O ₋ K	nse!	0.2)/_	0.2	V
V _{OHL}	I/O V _L Output HIGH Voltage	I/O V _L source current = 20 μA	0.9 – 4.5	0.9 – 4.5	0.9 * V _L	RIM	_	0.9 * V _L	-	V
V _{OLL}	I/O V _L Output LOW Voltage	I/O V _L sink current = 20 μA	0.9 – 4.5	0.9 – 4.5	NF	_	0.2	-	0.2	V
I _{QVCC}	V _{CC} Supply Current	$EN = V_L, I_O = 0 A,$ $(I/O V_{CC} = 0 V \text{ or}$ $V_{CC}, I/O V_L = \text{float})$ or	0.9 – 4.5	0.9-4.5	_	-	1	_	2.5	μΑ
I _{QVL}	V _L Supply Current	$(I/O V_{CC} = float, I/O V_{L} = 0 V or V_{L})$	0.9 – 4.5	0.9 – 4.5	-	-	1	-	2.5	μΑ
I _{TS-VCC}	V _{CC} Tristate Output Mode Supply Current	$T_A = +25$ °C, EN = 0 V (I/O $V_{CC} = 0$ V or V_{CC} , I/O $V_L = $ float)	0.9 – 4.5	0.9 – 4.5	-	-	0.5	-	1.5	μΑ
I _{TS-VL}	V _L Tristate Output Mode Supply Current	or $(I/O \ V_{CC} = float, I/O \ V_{L} = 0 \ V \text{ or } V_{L})$	0.9 – 4.5	0.9 – 4.5	-	-	0.5	-	1.5	μΑ
l _{OZ}	I/O Tristate Output Mode Leakage Current	T _A = +25°C, EN = 0V	0.9 – 4.5	0.9 – 4.5	-	-	±1	-	±1.5	μΑ
II	Control Pin Input Current	T _A = +25°C	0.9 – 4.5	0.9 – 4.5	-	ı	±1	-	±1	μΑ
I _{OFF}	Power Off Leakage Current	$I/O V_{CC} = 0 \text{ to } 4.5V,$	0	0	-	-	1	-	1.5	μА
		$I/O V_L = 0 \text{ to } 4.5 \text{ V}$	0.9 – 4.5	0	-	-	1	-	1.5	
			0	0.9 – 4.5	_	-	1	_	1.5	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Normal test conditions are V_I = 0 V, C_{IOVCC} ≤ 15 pF and C_{IOVL} ≤ 15 pF, unless otherwise specified.
 V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.
 V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

TIMING CHARACTERISTICS

					-55	5°C to +125	s°C	
Symbol	Parameter	Test Conditions (Note 5)	V _{CC} (V) (Note 6)	V_L (V) (Note 7)	Min	Typ (Note 8)	Max	Unit
t _{R-VCC}	I/O V _{CC} Rise Time	C _{IOVCC} = 15 pF	0.9 – 4.5	0.9 – 4.5	-	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	-	-	3.5	
t _{F-VCC}	I/O V _{CC} Fall Time	C _{IOVCC} = 15 pF	0.9 – 4.5	0.9 – 4.5	_	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	ı	-	3.5	
t_{R-VL}	I/O V _L Rise Time	C _{IOVL} = 15 pF	0.9 – 4.5	0.9 - 4.5	1	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	ı	-	3.5	
t_{F-VL}	I/O V _L Fall Time	C _{IOVL} = 15 pF	0.9 – 4.5	0.9 – 4.5	ı	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	ı	-	3.5	
Z _{OVCC}	I/O V _{CC} One-Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5	1	37 20 6.0	SP.	Ω
Z _{OVL}	I/O V _L One–Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5	- 1	37 20 6.0	1 1 1	Ω
t _{PD_VL-VCC}	Propagation Delay	C _{IOVCC} = 15 pF	0.9 – 4.5	0.9 – 4.5	\ <u>\</u>	-	35	nS
	(Driving I/O V _{CC})		1.8 – 4.5	1.8 – 4.5	1 -	_	10	
		C _{IOVCC} = 30 pF	0.9 – 4.5	0.9 – 4.5	<u>-</u> . (16	35	
			1.8 – 4.5	1.8 – 4.5	17/	-	10	
		C _{IOVCC} = 50 pF	1.0 – 4.5	1.0 – 4.5	1 -	_	37	
			1,8 – 4,5	1.8 - 4.5	1	_	11	
		C _{IOVCC} = 100 pF	1.2 – 4.5	1.2 – 4.5	1	_	40	
		THE TO	1.8 – 4.5	1.8 – 4.5	_	-	13	
t _{PD_VCC-VL}	Propagation Delay	C _{IOVL} = 15 pF	0.9 – 4.5	0.9 – 4.5	_	-	35	nS
	(Driving I/O V _L)	MO, CO, 11	1.8 – 4.5	1.8 – 4.5	=	-	10	
		C _{IOVL} = 30 pF	0.9 – 4.5	0.9 – 4.5	=	-	35	
	CE	ERSEN	1.8 – 4.5	1.8 – 4.5	=	-	10	
	S DEVICE	C _{IOVL} = 50 pF	1.0 – 4.5	1.0 – 4.5	-	-	37	
	COF	PRI	1.8 – 4.5	1.8 – 4.5	=	-	11	
	119	C _{IOVL} = 100 pF	1.2 – 4.5	1.2 – 4.5	=	-	40	
1		•	1.8 – 4.5	1.8 – 4.5	-	-	13	
t _{SK}	Channel-to-Channel Skew	C _{IOVCC} = 15 pF, C _{IOVL} = 15 pF (Note 9)	0.9 – 4.5	0.9 – 4.5	_	_	0.15	nS
I _{IN_PEAK}	Input Driver Maximum Peak Current	$EN = V_L; \\ I/O_V_{CC} = 1 \text{ MHz Square Wave,} \\ Amplitude = V_{CC}, \text{ or} \\ I/O_V_L = 1 \text{ MHz Square Wave,} \\ Amplitude = V_L \text{ (Note 9)} \\ \\$	0.9 – 4.5	0.9 – 4.5	ı	-	5.0	mA

Normal test conditions are V_I = 0 V, C_{IOVCC} ≤ 15 pF and C_{IOVL} ≤ 15 pF, unless otherwise specified.
 V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.
 V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V_{CC} = +2.8 V, V_L = +1.8 V and T_A = +25°C. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

^{9.} Guaranteed by design.

TIMING CHARACTERISTICS (continued)

						-5	5°C to +125	s°C	
Symbol	Parameter		Test Conditions (Note 10)	V _{CC} (V) (Note 11)	V_L (V) (Note 12)	Min	Typ (Note 13)	Max	Unit
t _{EN-VCC}	I/O_V _{CC} Output Enable Time	t _{PZH}	C _{IOVCC} = 15 pF, I/O_V _L = V _L	0.9 – 4.5	0.9 – 4.5	-	-	160	nS
		t _{PZL}	C _{IOVCC} = 15 pF, I/O_V _L = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	130	
t _{EN-VL}	I/O_V _L Output Enable Time	t _{PZH}	C _{IOVL} = 15 pF, I/O_V _{CC} = V _{CC}	0.9 – 4.5	0.9 – 4.5	-	-	160	nS
		t _{PZL}	C _{IOVL} = 15 pF, I/O_V _{CC} = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	130	
t _{DIS-VCC}	I/O_V _{CC} Output Disable Time	t _{PHZ}	C _{IOVCC} = 15 pF, I/O_V _L = V _L	0.9 – 4.5	0.9 – 4.5	-	-	210	nS
		t_{PLZ}	C _{IOVCC} = 15 pF, I/O_V _L = 0 V	0.9 – 4.5	0.9 – 4.5	-	(175	
t _{DIS-VL}	I/O_V _L Output Disable Time	t _{PHZ}	C_{IOVL} = 15 pF, I/O_V _{CC} = V _{CC}	0.9 – 4.5	0.9 – 4.5	7	OFS!	210	nS
		t_{PLZ}	C _{IOVL} = 15 pF, I/O_V _{CC} = 0 V	0.9 – 4.5	0.9 – 4.5	W	_	175	
MDR	Maximum Data Rate		C _{IO} = 15 pF	0.9 – 4.5	0.9 – 4.5	50	-	-	mbps
				1.8 – 4.5	1.8 – 4.5	140	M-	_	
			C _{IO} = 30 pF	0.9 – 4.5	0.9 – 4.5	40)`-	-	
				1.8 – 4.5	1.8 – 4.5	120	-	_	
			C _{IO} = 50 pF	1.0 – 4.5	1.0 – 4.5	30	-	-	
			ONL	1.8 – 4.5	1.8 – 4.5	100	-	-	
			C _{IO} = 100 pF	1.2 – 4.5	1.2 – 4.5	20	_	-	
			RENTH	1.8 – 4.5	1.8 – 4.5	60	_	_	

^{10.} Normal test conditions are $V_l = 0$ V, $C_{lOVCC} \le 15$ pF and $C_{lOVL} \le 15$ pF, unless otherwise specified.

11. V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.

12. V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.

13. Typical values are for $V_{CC} = +2.8$ V, $V_L = +1.8$ V and $V_A = +25$ °C. All units are production tested at $V_A = +25$ °C. Limits over the operating temperature range are guaranteed by design.

DYNAMIC POWER CONSUMPTION $(T_A = +25^{\circ}C)$

Symbol	Parameter	Test Conditions	V _{CC} (V) (Note 14)	V_L (V) (Note 15)	Typ (Note 16)	Unit
C _{PD_VL}	V _L = Input port,	C _{Load} = 0, f = 1 MHz, EN = V _L (outputs enabled)	0.9	4.5	39	pF
	V _{CC} = Output Port	EN = VL (outputs enabled)	1.5	1.8	20	
			1.8	1.5	17	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	19	
	V _{CC} = Input port, V _I = Output Port	$C_{Load} = 0$, f = 1 MHz, EN = V_L (outputs enabled)	0.9	4.5	37	pF
	V _L = Output Port	EN = VL (outputs enabled)	1.5	1.8	30	
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	
			2.5	2.5	30	
			2.8	1.8	29	
			4.5	0.9	19	
C _{PD_VCC}	V_L = Input port, V_{CC} = Output Port	C _{Load} = 0, f = 1 MHz, EN = V _L (outputs enabled)	0.9	4.5	29	pF
	VCC = Output 1 Ort	Liv - VE (outputs enabled)	1.5	1.8	29	
			1.8	1.5	29	
		ONIN'.	1.8	1.8	29	
		(0,'C)	2 1.8	2.8	29	
		C _{toad} = 0, f = 1 MHz, FN = V. (outputs enabled)	2.5	2.5	30	
		101, COLVIE,	2.8	1.8	29	
		C NO E O ATIV	4.5	0.9	35	
	V _{CC} = Input port, V _L = Output Port	$C_{Load} = 0$, f = 1 MHz, EN = V_L (outputs enabled)	0.9	4.5	21	pF
	VL = Output i oit	Live ve (outputs enabled)	1.5	1.8	18	
	OEV.	PRE	1.8	1.5	18	
	HISDEVII	$C_{Load} = 0$, f = 1 MHz, EN = V_L (outputs enabled)	1.8	1.8	14	
<	HI		1.8	2.8	13	
`			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	30	

^{14.} V_{CC} is the supply voltage associated with the I/O V_{CC} port, and V_{CC} ranges from +0.9 V to 4.5 V under normal operating conditions.
15. V_L is the supply voltage associated with the I/O V_L port, and V_L ranges from +0.9 V to 4.5 V under normal operating conditions.
16. Typical values are at T_A = +25°C.
17. C_{PD VL} and C_{PD VCC} are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the V_L and V_{CC} power supplies, respectively. I_{CC} = I_{CC} (dynamic) + I_{CC} (static) ≈ I_{CC}(operating) ≈ C_{PD} x V_{CC} x f_{IN} x N_{SW} where I_{CC} = I_{CC_VCC} + I_{CC VL} and N_{SW} = total number of outputs switching.

STATIC POWER CONSUMPTION ($T_A = +25^{\circ}C$)

C _{PD_VL}			(Note 18)	(Note 19)	(Note 20)	
	$V_L = Input port,$	C _{Load} = 0, f = 1 MHz,	0.9	4.5	0.01	pF
	V _{CC} = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	V _{CC} = Input port,	C _{Load} = 0, f = 1 MHz,	0.9	4.5	0.01	pF
	V _L = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0,01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
C _{PD_VCC}	V _L = Input port,	C _{Load} = 0, f = 1 MHz,	0.9	4.5	0.01	pF
	V _{CC} = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
		a like	1.8	1.5	0.01	
			1.8	1.8	0.01	
		CO. C.	1.8	2.8	0.01	
		- DE TRE	2.5	2.5	0.01	
		OTICOPIE	2.8	1.8	0.01	
		NOE CONTIN	4.5	0.9	0.01	
	V _{CC} = Input port, V _L = Output Port	C _{Load} = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
	V _L = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
	VEN,	Park	1.8	1.5	0.01	
	HISDEVII	C _{Load} = 0, f = 1 MHz, EN = GND (outputs disabled)	1.8	1.8	0.01	
<	HIS	Kr	1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	

^{18.} V_{CC} is the supply voltage associated with the I/O VCC port, and VCC ranges from +0.9 V to 4.5 V under normal operating conditions. 19. V_L is the supply voltage associated with the I/O VL port, and VL ranges from +0.9 V to 4.5 V under normal operating conditions. 20. Typical values are at T_A = +25°C




Figure 3. Driving I/O V_L Test Circuit and Timing

Figure 4. Driving I/O V_{CC} Test Circuit and Timing




Figure 5. Test Circuit for Enable/Disable Time Measurement




Figure 6. Timing Definitions for Propagation Delays and Enable/Disable Measurement

IMPORTANT APPLICATIONS INFORMATION

Level Translator Architecture

The NLSX5014 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages, V_L and V_{CC} , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O V_L to the I/O V_{CC} ports, input signals referenced to the V_L supply are translated to output signals with a logic level matched to V_{CC} . In a similar manner, the I/O V_{CC} to I/O V_L translation shifts input signals with a logic level compatible to V_{CC} to an output signal matched to V_L .

The NLSX5014 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

Input Driver Requirements

Auto-sense translators such as the NLSX5014 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 2 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

Enable Input (EN)

The NLSX5014 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O $V_{\rm CC}$ and I/O

 V_L pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the V_L supply and has Over-Voltage Tolerant (OVT) protection.

Uni-Directional versus Bi-Directional Translation

The NLSX5014 translator can function as a non–inverting uni–directional translator. One advantage of using the translator as a uni–directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni–directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

Power Supply Guidelines

The values of the V_L and V_{CC} supplies can be set to anywhere between 0.9 and 4.5 V. Design flexibility is maximized because V_L may be either greater than or less than the V_{CC} supply. In contrast, the majority of the competitive auto sense translators has a restriction that the value of the V_L supply must be equal to less than (V_{CC} – 0.4) V.

The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O V_{CC} and I/O V_{L} pins are in the high impedance state if either supply voltage is equal to 0 V. For optimal performance, 0.01 to 0.1 μF decoupling capacitors should be used on the V_{L} and V_{CC} power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

The NLSX5014 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off (V_L or $V_{CC} = 0$ V). This feature causes all of the I/O pins to be in the power saving high impedance state.

DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.

FROM TERMINAL TIP.

DIM

Α

A3

b D

12

T14.3M, 1994.
CONTROLLING DIMENSION: MILLIMETERS
DIMENSION 6 APPLIES TO PLATED TERMINAL
AND IS MEASURED BETWEEN 0.15 AND 0.30 MM

MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH 0.03 MAX ON BOTTOM SURFACE OF

TERMINALS.
5. DETAIL A SHOWS OPTIONAL CONSTRUCTION FOR TERMINALS.

0.55

0.03

MILLIMETERS

MIN MAX

0.00 0.05

0.127 REF

0.15 0.25

1.70 BSC

0.40 BSC

0.15 REF

0.20 0.45 0.55

0.00

0.45




UQFN12 1.7x2.0, 0.4P CASE 523AE

ISSUE A


DATE 11 JUN 2007
















GENERIC MARKING DIAGRAM*



XX = Specific Device Code


= Date Code М

NOTES:

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

MOUNTING FOOTPRINT SOLDERMASK DEFINED



DOCUMENT NUMBER:	98AON23418D	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	UQFN12 1.7 X 2.0, 0.4P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked to demonstrate the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





△ 0.10

SOIC-14 NB CASE 751A-03 ISSUE L

DATE 03 FEB 2016









- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 - ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
- MAXIMUM MATERIAL CONDITION.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

	MILLIM	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	1.35	1.75	0.054	0.068	
A1	0.10	0.25	0.004	0.010	
АЗ	0.19	0.25	0.008	0.010	
b	0.35	0.49	0.014	0.019	
D	8.55	8.75	0.337	0.344	
Е	3.80	4.00	0.150	0.157	
е	1.27	BSC	0.050	BSC	
Н	5.80	6.20	0.228	0.244	
h	0.25	0.50	0.010	0.019	
L	0.40	1.25	0.016	0.049	
M	0 °	7°	0 °	7°	

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

C SEATING PLANE

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016


STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DATE 17 FEB 2016





- NOTES.

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 TERMINAL NUMBERS ARE SHOWN FOR DEEEDENIC OMITY.
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
М	o °	8 °	o °	a °

GENERIC MARKING DIAGRAM*



= Assembly Location

L = Wafer Lot = Year = Work Week W

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED SOLDERING FOOTPRINT*

-	7.06
1	
	-
J	PITCH
14X 0.36	
0.36 - 1.26	DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales