







SN74LVC2T45-Q1 SCES818C - SEPTEMBER 2010 - REVISED JULY 2024


SN74LVC2T45-Q1 Automotive Dual-Bit Dual-Supply Bus Transceiver With **Configurable Voltage Translation**

1 Features

- AEC-Q100 qualified for automotive applications
- Fully configurable dual-rail design allows each port to operate over the full 1.65V to 5.5V power-supply
- V_{CC} isolation feature if either V_{CC} input is at GND, both ports are in the high-impedance state
- DIR input circuit referenced to V_{CCA}
- Low power consumption, 10µA maximum I_{CC}
- ±24mA output drive at 3.3V
- I_{off} supports Partial-Power-Down mode operation
- Maximum data rates:
 - 420Mbps (3.3V to 5V translation)
 - 210Mbps (translate to 3.3V)
 - 140Mbps (translate to 2.5V)
 - 75Mbps (translate to 1.8V)

2 Applications

- Personal electronic
- Industrial
- **Enterprise**
- Telecom



Functional Block Diagram

3 Description

This dual-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.65V to 5.5V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.65V to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.8V, 2.5V, 3.3V, and 5V voltage nodes.

The SN74LVC2T45-Q1 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports are always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.

The SN74LVC2T45-Q1 is designed so that V_{CCA} supplies the DIR input circuit. This device is fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature is designed so that if either V_{CC} input is at GND, both ports are in the highimpedance state.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾			
SN74LVC2T45-Q1	DCU (VSSOP, 8)	2mm × 3.1mm			

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Table of Contents

1 Features1	7.2 Functional Block Diagram14
2 Applications1	7.3 Feature Description14
3 Description1	7.4 Device Functional Modes15
4 Pin Configuration and Functions3	8 Application and Implementation16
5 Specifications4	8.1 Application Information
5.1 Absolute Maximum Ratings4	8.2 Typical Applications
5.2 ESD Ratings4	8.3 Power Supply Recommendations19
5.3 Recommended Operating Conditions4	8.4 Layout19
5.4 Thermal Information5	9 Device and Documentation Support21
5.5 Electrical Characteristics6	9.1 Documentation Support21
5.6 Switching Characteristics: V _{CCA} = 1.8V ± 0.15V7	9.2 Receiving Notification of Documentation Updates21
5.7 Switching Characteristics: V _{CCA} = 2.5V ± 0.2V7	9.3 Support Resources21
5.8 Switching Characteristics: V _{CCA} = 3.3V ± 0.3V8	9.4 Trademarks21
5.9 Switching Characteristics: V _{CCA} = 5V ± 0.5V8	9.5 Electrostatic Discharge Caution21
5.10 Operating Characteristics9	9.6 Glossary21
5.11 Typical Characteristics10	10 Revision History21
6 Parameter Measurement Information13	11 Mechanical, Packaging, and Orderable
7 Detailed Description14	Information22
7.1 Overview14	



4 Pin Configuration and Functions




Figure 4-1. DCU Package, 5-Pin VSSOP (Top View)

Table 4-1. Pin Functions: DCU

ı	PIN		DESCRIPTION							
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION							
V _{CCA}	1	Р	A-port supply voltage. 1.65V ≤ V _{CCA} ≤ 5.5V							
A1	2	I/O	I/O Input/output A1. Referenced to V _{CCA}							
A2	3	I/O	Input/output A2. Referenced to V _{CCA}							
GND	4	G	Ground							
DIR	5	I	Direction control signal							
B2	6	I/O	Input/output B2. Referenced to V _{CCB}							
B1	7	I/O	Input/output B1. Referenced to V _{CCB}							
V _{CCB} 8 P		Р	B-port supply voltage. 1.65V ≤ V _{CCB} ≤ 5.5V							

(1) I = input, O = output, P = power, G =ground



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage		-0.5	6.5	V
V _{CCB}	- Supply Voltage		-0.5	0.5	v
VI	Input voltage ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impeda	ance or power-off state ⁽²⁾	-0.5	6.5	V
V _O V _O	voltage range applied to any eatput in the high of lett	A port	-0.5	V _{CCA} + 0.5	V
V _O	state ^{(2) (3)}	B port	-0.5	V _{CCB} + 0.5	v
I _{IK}	Input clamp current	V _I < 0	-50		mA
I _{OK}	Output clamp current	V _O < 0	-50		mA
Io	Continuous output current		-50	50	mA
	Continuous current through V _{CC} or GND		-100	100	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002(3) ⁽¹⁾	±4000	V
		Charged device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.65	5.5	V
V _{CCB}	Supply voltage				1.65	5.5	V
			1.65V to 1.95V		V _{CCI} × 0.65		
V	High-level input voltage	Data inputs ⁽⁴⁾	2.3V to 2.7V		1.7		V
V_{IH}		Data inputs(*)	3V to 3.6V		2		V
			4.5V to 5.5V		V _{CCI} × 0.7		
	Low-level		1.65V to 1.95V			V _{CCI} × 0.35	
V		Data inputs ⁽⁴⁾	2.3V to 2.7V			0.7	V
V_{IL}	input voltage	Data inputs(*)	3V to 3.6V			0.8	V
			4.5V to 5.5V			V _{CCI} × 0.3	
			1.65V to 1.95V		V _{CCA} × 0.65		
\	High-level	DIR	2.3V to 2.7V		1.7		V
V_{IH}	input voltage		3V to 3.6V		2		V
			4.5V to 5.5V		V _{CCA} × 0.7		

5.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT			
			1.65V to 1.95V			V _{CCA} × 0.35				
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Low-level	DIR	2.3V to 2.7V			0.7	V			
V _{IL}	input voltage	(referenced to V _{CCA}) ⁽⁵⁾	3V to 3.6V			0.8	V			
			4.5V to 5.5V			V _{CCA} × 0.3				
VI	Input voltage				0	5.5	V			
Vo	Output voltage				0	V _{cco}	V			
				1.65V to 1.95V		-4				
	High lovel output our	ont		2.3V to 2.7V		-8				
I _{OH}	High-level output curr	eni		3V to 3.6V		-24	mA			
				4.5V to 5.5V		-32				
				1.65V to 1.95V		4				
	Low lovel output our	ant.		2.3V to 2.7V		8				
I _{OL}	Low-level output curre	ent.		3V to 3.6V		24	mA			
				4.5V to 5.5V		32				
			1.65V to 1.95V			20				
		Data innuta	2.3V to 2.7V			20				
Δt/Δν	Input transition rise or fall rate	Data inputs	3V to 3.6V			10	ns/V			
	noo or idii rato		4.5V to 5.5V			5				
		Control input	1.65V to 5.5V			5				
T _A	Operating free-air ten	perature			-40	125	°C			

- V_{CCI} is the V_{CC} associated with the input port.
 V_{CCO} is the V_{CC} associated with the output port.
 All unused data inputs of the device must be held at V_{CCI} or GND for proper device operation. See Implications of Slow or Floating CMOS Inputs, SCBA004.
- (4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7V, V_{IL} max = V_{CCI} × 0.3V.
 (5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7V, V_{IL} max = V_{CCA} × 0.3V.

5.4 Thermal Information

		SN74LVC2T45-Q1		
	THERMAL METRIC(1)	DCU	UNIT	
		8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	246.4	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	95.4	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	157.8	°C/W	
ΨЈТ	Junction-to-top characterization parameter	37	°C/W	
ΨЈВ	Junction-to-board characterization parameter	156.9	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)^{1 2}

DADA	METER	TEST CONI	OITIONS	V	٧.	T,	_A = 25°(3	-40°C to +8	35°C	UNIT	
PARA	MEIER	TEST CONI	DITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNII	
		I _{OH} = -100μA		1.65V to 4.5V	1.65V to 4.5V				V _{CCO} - 0.1			
		I _{OH} = -4mA		1.65V	1.65V				1.2			
V_{OH}		I _{OH} = -8mA	V _I = V _{IH}	2.3V	2.3V				1.9		V	
		I _{OH} = -24mA		3V	3V				2.4			
		$I_{OH} = -32mA$		4.5V	4.5V				3.8			
		I _{OL} = 100μA		1.65V to 4.5V	1.65V to 4.5V					0.1		
		I _{OL} = 4mA		1.65V	1.65V					0.45		
V_{OL}		I _{OL} = 8mA	$V_I = V_{IL}$	2.3V	2.3V					0.3	V	
		I _{OL} = 24mA		3V	3V					0.55		
		I _{OL} = 32mA		4.5V	4.5V					0.55		
I _I	DIR	V _I = V _{CCA} or GN)	1.65V to 5.5V	1.65V to 5.5V			±1		±2	μA	
	A port	\/ or\/ = 0 to E	<i>E</i> \/	0V	0 to 5.5V			±1		μA		
l _{off}	B port	V_I or $V_O = 0$ to 5	οv	0 to 5.5V	0V			±1		±9	μΛ	
l _{OZ}	A or B port	V _O = V _{CCO} or GN	ID	1.65V to 5.5V	1.65V to 5.5V			±1		±9	μA	
				1.65V to 5.5V	1.65V to 5.5V					4		
I_{CCA}		$V_I = V_{CCI}$ or GND, $I_O = 0$		5V	0V					2	μΑ	
				0V	5V					-12		
				1.65V to 5.5V	1.65V to 5.5V					4		
I _{CCB}		$V_I = V_{CCI}$ or GND, $I_O = 0$		5V	0V					-12	μΑ	
				0V	5V					2		
I _{CCA} + (see Ta	I _{CCB}	V _I = V _{CCI} or GNE), I _O = 0	1.65V to 5.5V	1.65V to 5.5V				-	4	μΑ	
A. I.	A port	One A port at V _C DIR at V _{CCA} , B port = open	_{CA} – 0.6V,	0)/4- 5 5)/	0)/4: 5 5)/					50		
ΔI _{CCA}	DIR	DIR at V _{CCA} – 0. B port = open, A port at V _{CCA} or		= 3V to 5.5V	3V to 5.5V					50	μΑ	
ΔI _{CCB}	B port	One B port at V _C DIR at GND, A p		3V to 5.5V	3V to 5.5V					50	μΑ	
Cı	DIR	V _I = V _{CCA} or GN)	3.3V	3.3V		2.5				pF	
C _{io}	A or B port	V _O = V _{CCA/B} or G	SND	3.3V	3.3V		6				pF	

 V_{CCO} is the V_{CC} associated with the output port. V_{CCI} is the V_{CC} associated with the input port.

5.6 Switching Characteristics: $V_{CCA} = 1.8V \pm 0.15V$

over recommended operating free-air temperature range, $V_{CCA} = 1.8V \pm 0.15V$ (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM		V _{CCB} = 1.8V ±0.15V		V _{CCB} = 2.5V ±0.2V		V _{CCB} = 3.3V ±0.3V		V _{CCB} = 5V ±0.5V		UNIT	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A	В	3	21.7	2.2	14.3	1.7	12.3	1.4	11.2	no	
t _{PHL}		Ь	2.8	28.3	2.2	12.5	1.8	11.1	1.7	11	ns	
t _{PLH}	В	А	3	21.7	2.3	20	2.1	19.5	1.9	19.1	no	
t _{PHL}			2.8	18.3	2.1	16.9	2	16.6	1.8	16.2	ns	
t _{PHZ}	DIR	А	5.5	34.9	5.5	34.5	5.5	34.5	5.5	33.3	no	
t _{PLZ}		DIIX		4.3	23.7	4.2	23.6	4.1	23.5	4	23.4	ns
t _{PHZ}	DIR	В	6	31.9	5	18.9	5	15.3	4.1	12.6	no	
t _{PLZ}	DIK	Ь	5	23.5	3.9	16.6	4.3	13.7	2.1	11.1	ns	
t _{PZH} (1)	DID	٨		45.2		36.6		33.2		30.2		
t _{PZL} ⁽¹⁾	DIR	A		50.2		35.8		31.9		28.8	ns	
t _{PZH} ⁽¹⁾	DID	DID	В		45.4		37.9		35.8		34.6	
t _{PZL} (1)	DIR	Б		53.2		47		45.6		44.3	ns	

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the *Enable Times* section.

5.7 Switching Characteristics: $V_{CCA} = 2.5V \pm 0.2V$

over recommended operating free-air temperature range, $V_{CCA} = 2.5V \pm 0.2V$ (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8V ±0.15V		V _{CCB} = 2.5V ±0.2V		V _{CCB} = 3.3V ±0.3V		V _{CCB} = 5V ±0.5V		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	А	В	2.3	20	1.5	12.5	1.3	10.4	1.1	9.1	ns	
t _{PHL}			2.1	16.9	1.4	11.5	1.3	9.4	0.9	8.6	115	
t _{PLH}	В	A	2.2	14.3	1.5	12.5	1.4	12	1	11.5	ns	
t _{PHL}		^	2.2	12.5	1.4	11.5	1.3	11	0.9	10.2	113	
t _{PHZ}	DIR	Α	4.2	21.1	4.2	20.8	4.1	20.8	4.1	20.5	ns	
t _{PLZ}		DIIX	DIIX	^	3.2	16.6	3.2	16.5	3.2	16.3	3	16.3
t _{PHZ}	DIR	В	6	31.9	4.7	17.9	4.7	14.5	3.5	11.6	ns	
t _{PLZ}	DIIX	В	4.2	22.9	3.6	15.2	3.6	12.9	1.4	11.2	113	
t _{PZH} (1)	NIP	A		37.2		27.7		24.9		21.7	ns	
t _{PZL} (1)	DIR			44.4		29.4		25.5		21.8	115	
t _{PZH} (1)	DIR	В		28.6		29		26.7		25.4	ns	
t _{PZL} ⁽¹⁾	DIK			38		32.3		30.2		29.1	115	

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the *Enable Times* section.



5.8 Switching Characteristics: $V_{CCA} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range, $V_{CCA} = 3.3V \pm 0.3V$ (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 1.8V ±0.15V		V _{CCB} = 2.5V ±0.2V		3.3V V	V _{CCB} = 5V ±0.5V		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	А	В	2.1	19.5	1.4	12	0.7	9.6	0.7	8.4	ns	
t _{PHL}			2	16.6	1.3	11	0.8	9	0.7	8	113	
t _{PLH}	В	A	1.7	12.3	1.3	10.4	0.7	9.8	0.6	9.4	ns	
t _{PHL}		A	1.8	11.1	1.3	9.4	0.8	9	0.7	8.5	115	
t _{PHZ}	DIR	А	4.5	14.9	4.5	14.8	4.4	14.8	4.4	14.4	ns	
t _{PLZ}	5		3.4	12.4	3.7	12.4	3.9	12.1	3.3	11.8	110	
t _{PHZ}	DIR	В	5.7	31.3	4.7	17.7	4.7	14.4	2.9	11.4	ns	
t _{PLZ}	DIK	В	4.5	21.7	3.5	15.3	4.3	12.3	1	9.6	115	
t _{PZH} (1)	DIR	А		34		25.7		22.1		19	ns	
t _{PZL} (1)	DIR			42.4		27.1		23.4		19.9	115	
t _{PZH} (1)	DIR	DIB	В		31.9		24.4		21.9		20.2	ns
t _{PZL} (1)		6		31.5		25.8		23.8		22.4	115	

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the *Enable Times* section.

5.9 Switching Characteristics: $V_{CCA} = 5V \pm 0.5V$

over recommended operating free-air temperature range, $V_{CCA} = 5V \pm 0.5V$ (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ±0.15		V _{CCB} = ±0.2		V _{CCB} = ±0.3		V _{CCB} = ±0.5		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN			
t _{PLH}	А	В	1.9	19.1	1	11.5	0.6	9.4	0.5	7.9	ns	
t _{PHL}		В	1.8	16.2	0.9	10.2	0.7	8.5	0.5	7.5	115	
t _{PLH}	В	A	1.4	11.2	1	9.1	0.7	8.4	0.5	7.9	ns	
t _{PHL}	В	_ ^	1.7	11	0.9	8.6	0.7	8	0.5	7.5	'.5	
t _{PHZ}	DIR	A	2.9	12.2	2.9	11.9	2.8	11.9	2.2	11.8	ns	
t _{PLZ}	Bilt	^	1.4	10.9	1.3	10.7	0.7	10.7	0.7	10.6	.6	
t _{PHZ}	DIR	В	5.8	30.1	4.4	17.9	4.4	14.1	1.3	11.3	ns	
t _{PLZ}	DIK	Ь	4.7	20.9	3.3	15	4	11.7	1	9.6	115	
t _{PZH} (1)	DIR	A		32.1		24.1		20.1		18.5	ns	
t _{PZL} (1)	DIK			41.1		26.5		22.1		18.8	115	
t _{PZH} (1)	DIR	В		30		22.2		20.1		18.5	ns	
t _{PZL} ⁽¹⁾	DIK	<u>ن</u>		28.4		22.1		22.4		19.3	115	

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the *Enable Times* section.

5.10 Operating Characteristics


 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.8V	V _{CCA} = V _{CCB} = 2.5V	V _{CCA} = V _{CCB} = 3.3V	V _{CCA} = V _{CCB} = 5V	UNIT
C (1)	A-port input, B-port output	C _L = 0pF, f = 10MHz,	3	4	4	4	pF
C _{pdA} (1)	B-port input, A-port output	$t_r = t_f = 1$ ns	18	19	20	21	Pi
C (1)	A-port input, B-port output	C _L = 0pF, f = 10MHz,	18	19	20	21	pF
C _{pdB} (1)	B-port input, A-port output	$t_r = t_f = 1$ ns	3	4	4	4	PΓ


⁽¹⁾ Power dissipation capacitance per transceiver.



5.11 Typical Characteristics



5.11 Typical Characteristics (continued)



Load Capacitance $T_A = 25$ °C, $V_{CCA} = 2.5V$




Figure 5-7. Typical Propagation Delay of High-to-Low (B to A) vs | Figure 5-8. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance $T_A = 25$ °C, $V_{CCA} = 2.5V$




Figure 5-9. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance T_A = 25°C, V_{CCA} = 3.3V




Figure 5-10. Typical Propagation Delay of Low-to-High (A to B) vs Load Capacitance T_A = 25°C, V_{CCA} = 3.3V




Figure 5-11. Typical Propagation Delay of High-to-Low (B to A) vs Load Capacitance T_A = 25°C, V_{CCA} = 3.3V




Figure 5-12. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance T_A = 25°C, V_{CCA} = 3.3V



5.11 Typical Characteristics (continued)




Figure 5-13. Typical Propagation Delay of High-to-Low (A to B) vs Load Capacitance $T_A = 25^{\circ}C$, $V_{CCA} = 5V$




Figure 5-14. Typical Propagation Delay of Low-to-High (A to B) vs Load Capacitance $T_A = 25^{\circ}C$, $V_{CCA} = 5V$




Figure 5-15. Typical Propagation Delay of High-to-Low (B to A) vs Load Capacitance T_A = 25°C, V_{CCA} = 5V




Figure 5-16. Typical Propagation Delay of Low-to-High (B to A) vs Load Capacitance $T_A = 25^{\circ}C$, $V_{CCA} = 5V$


Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

 V_{CCA}

V_{CCA}/2


6 Parameter Measurement Information




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CCO}$
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V _{CCO}	CL	RL	V _{TP}
1.8 V ± 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V
5 V ± 0.5 V	15 pF	2 k Ω	0.3 V



V_{CCA}/2



Output Control

(low-level

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \geq 1 V/ns$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The SN74LVC2T45-Q1 is a dual-bit, dual-supply noninverting voltage level translation device. V_{CCA} supports pin Ax and the direction control pin, and V_{CCB} supports pin Bx. The A port can accept I/O voltages ranging from 1.65V to 5.5V, while the B port can accept I/O voltages from 1.65V to 5.5V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

7.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65V to 5.5V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.65V and 5.5V making the device suitable for translating between any of the voltage nodes (1.8V, 2.5V, 3.3V, and 5V).

7.3.2 Support High-Speed Translation

SN74LVC2T45-Q1 can support high data rate applications. The translated signal data rate can be up to 420Mbps when signal is translated from 3.3V to 5V.

7.3.3 I_{off} Supports Partial-Power-Down Mode Operation

loff will prevent backflow current by disabling I/O output circuits when the device is in Partial-Power-Down mode. The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

7.3.4 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so impedance matching and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. Two outputs can be connected together for a stronger output drive strength. The electrical and thermal limits defined in the Absolute Maximum Ratings must be followed at all times.

7.3.5 Glitch-Free Power Supply Sequencing

Either supply rail may be powered on or off in any order without producing a glitch on the I/Os (that is, where the output erroneously transitions to VCC when it should be held low or vice versa). Glitches of this nature can



be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or even a false data initialization by the peripheral.

7.3.6 V_{cc} Isolation

The I/Os of both ports will enter a high-impedance state when either of the supplies are at GND, while the other supply is still connected to the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SN74LVC2T45-Q1 device.

Table 7-1. Function Table (Each Transceiver)(1)

INPUT DIR	OPERATION
L	B data to A bus
Н	A data to B bus

(1) Input circuits of the data I/Os always are active.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74LVC2T45-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum data rate can be up to 420Mbps when the device translates signal from 3.3V to 5V. It is recommended to tie all unused I/Os to GND. The device should not have any floating I/Os when changing translation direction.

8.2 Typical Applications

8.2.1 Unidirectional Logic Level-Shifting Application

Figure 8-1 shows an example of the SN74LVC2T45-Q1 being used in a unidirectional logic level-shifting application.




Figure 8-1. Unidirectional Logic Level-Shifting Application

8.2.1.1 Design Requirements

Table 8-1 lists the pins and pin descriptions of the SN74LVC2T45-Q1 connections with SYSTEM-1 and SYSTEM-2.

	Table 6-1. Sin/4LVC2145-Q1 Fill Collifections With S151EM-1 and S151EM-2								
PIN	NAME	FUNCTION	DESCRIPTION						
1	V _{CCA}	V _{CC1}	SYSTEM-1 supply voltage (1.65V to 5.5V)						
2	A1	OUT1	Output level depends on V _{CC1} voltage.						
3	A2	OUT2	Output level depends on V _{CC1} voltage.						
4	GND	GND	Device GND						
5	DIR	DIR	GND (low level) determines B-port to A-port direction.						
6	B2	IN2	Input threshold value depends on V _{CC2} voltage.						
7	B1	IN1	Input threshold value depends on V _{CC2} voltage.						
8	V _{CCB}	V _{CC2}	SYSTEM-2 supply voltage (1.65V to 5.5V)						

Table 8-1. SN74LVC2T45-Q1 Pin Connections With SYSTEM-1 and SYSTEM-2



For this design example, use the parameters listed in Table 8-2.

Table 8-2. Design Parameters


DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65V to 5.5V
Output voltage range	1.65V to 5.5V

8.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the SN74LVC2T45-Q1 device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74LVC2T45-Q1 device is driving to determine the output voltage range.

8.2.1.3 Application Curve



8.2.2 Bidirectional Logic Level-Shifting Application

Figure 8-2 shows the SN74LVC2T45-Q1 being used in a bidirectional logic level-shifting application. Because the SN74LVC2T45-Q1 does not have an output-enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.




Figure 8-2. Bidirectional Logic Level-Shifting Application

8.2.2.1 Design Requirements

Refer to Section 8.2.1.

8.2.2.2 Detailed Design Procedure

Table 8-3 provides data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	Н	Out	In	SYSTEM-1 data to SYSTEM-2
2	Н	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. ⁽¹⁾
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. ⁽¹⁾
4	L	In	Out	SYSTEM-2 data to SYSTEM-1

Table 8-3. Data Transmission Sequence

(1) SYSTEM-1 and SYSTEM-2 must use the same conditions, that is, both pullup or both pulldown.


8.2.2.2.1 Enable Times

Calculate the enable times for the SN74LVC2T45-Q1 using the following formulas:

- t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)
- t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)
- t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)
- t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74LVC2T45-Q1 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.





8.3 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch free power sequencing without any ramp order requirements.

This device was designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices, as described in Glitch-free Power Supply Sequencing.

8.3.1 Power-Up Consideration

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, $0.1\mu F$ is recommended. If there are multiple V_{CC} pins, $0.01\mu F$ or $0.022\mu F$ is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. $0.1\mu F$ and $1\mu F$ capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

Table 8-4. Typical Total Static Power Consumption (I_{CCA} + I_{CCB})

V _{CCB}	V _{CCA}								
▼ CCB	0V	1.8V	2.5V	3.3V	5V	UNIT			
0V	0	< 1	< 1	< 1	< 1				
1.8V	< 1	< 2	< 2	< 2	2				
2.5V	< 1	< 2	< 2	< 2	< 2	μA			
3.3V	< 1	< 2	< 2	< 2	< 2				
5V	< 1	2	< 2	< 2	< 2				

8.4 Layout

8.4.1 Layout Guidelines

It is recommended to follow common printed-circuit board layout guidelines for device reliability, such as the follows:

- · Use bypass capacitors on the power supplies.
- · Use short trace lengths to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.



8.4.2 Layout Example






Figure 8-3. SN74LVC2T45 Layout Example



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note
- Texas Instruments, Designing with SN74LVCXT245 and SN74LVCHXT245 Family of Direction controlled voltage translators application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (June 2024) to Revision C (July 2024)	Page
Updated Operating free-air temperature to 125°C	4
Changes from Revision A (October 2022) to Revision B (June 2024)	Page
Updated the Power Supply Recommendations section	19
Changes from Revision * (September 2010) to Revision A (October 2022)	Page
 Updated the numbering format for tables, figures, and cross-references throughout the document 	1
Updated the thermals in the <i>Thermal Information</i> section	5
• Extended the minimum specifications for lower delays in the Switching Characteristics sections	7

Copyright © 2024 Texas Instruments Incorporated



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 19-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2T45QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAWR	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2T45-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 19-Jul-2024

● Catalog : SN74LVC2T45

● Enhanced Product : SN74LVC2T45-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated