





74AC11138 SCAS042C - MAY 1988 - REVISED MAY 2024

74AC11138 3-Line to 8-Line Decoder/Demultiplexer

1 Features

Texas

INSTRUMENTS

- Designed specifically for high-speed memory decoders and data transmission systems
- Incorporates three enable inputs to simplify cascading and/or data reception
- Center-Pin V_{CC} and GND configurations minimize high-speed switching noise
- EPIC ™ (Enhanced-Performance Implanted CMOS) 1-µm process
- 500-mA typical latch-up immunity at 125 °C
- Package options include plastic small-outline (D) • and thin shrink small-outline (PW) packages, and standard plastic 300-mil DIPs (N)

2 Description

The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times.


Packa	ae	Info	rma	tion
I acha	ЧC	muv	ma	uon

PART NUMBER	ART NUMBER PACKAGE ⁽¹⁾		BODY SIZE (NOM)					
	D (SOIC, 16)	9.9mm × 6mm	9.9mm × 3.9mm					
74AC11138	N (PDIP, 16)	19.3mm x 9.4mm	19.3mm x 6.35mm					
74AC11136	NS (SOP, 16)	10.2mm x 7.8mm	10.3mm x 5.3mm					
	PW (TSSOP, 16)	5.00mm x 6.4mm	5.00mm x 4.4mm					

(1) For more information, see Section 10.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

(3)The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)





Table of Contents

1 Features	
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	
4.2 Recommended Operating Conditions	4
4.3 Thermal Information	5
4.4 Electrical Characteristics	<mark>5</mark>
4.5 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V	5
4.6 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	<mark>6</mark>
4.7 Operating Characteristics	<mark>6</mark>
5 Parameter Measurement Information	7
6 Detailed Description	<mark>8</mark>
6.1 Overview	<mark>8</mark>
6.2 Functional Block Diagram	

6.3 Device Functional Modes	9
7 Application and Implementation	10
7.1 Application Information	10
7.2 Power Supply Recommendations	12
7.3 Layout	12
8 Device and Documentation Support	13
8.1 Documentation Support (Analog)	13
8.2 Receiving Notification of Documentation Updates	13
8.3 Support Resources	13
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	
8.6 Glossary	13
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	13



3 Pin Configuration and Functions




Table 3-1. Pin Functions

	PIN I/O		DESCRIPTION
NAME	NO.	/U	DESCRIPTION
Y1	1	0	Data output Y1
Y2	2	0	Data output Y2
Y3	3	0	Data output Y3
GND	4	-	Ground
Y4	5	0	Data output Y4
Y5	6	0	Data output Y5
Y6	7	0	Data output Y6
Y7	8	0	Data output Y7
G2B	9	I	Input enable, active low
G2A	10	I	Input enable, active low
G1	11	I	Input enable, active high
VCC	12	-	Supply
С	13	I	Select input C
В	14	I	Select input B
A	15	I	Select input A
Y0	16	0	Data output Y0

Figure 3-2. Pin Functions



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{cc}	Supply voltage range		-0.5	7	V
V _I ⁽²⁾	Input voltage range		-0.5	V _{CC} +0.5	V
V _O ⁽²⁾	Output voltage range		-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	$(V_{I} < 0 \text{ or } V_{I} > V_{CC})$		±20	mA
I _{OK}	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±50	mA
lo	Continuous output current	$(V_{O} = 0 \text{ or } V_{CC})$		±50	mA
	Continuous current through V _{CC} or GND			±200	mA
T _{stg}	Storage temperature range		-65°	150°	С

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

4.2 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			V
V _{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			
		V _{CC} = 5.5 V	3.85			
		V _{CC} = 3 V			0.9	
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		V _{CC} = 5.5 V			1.65	
VI	Input voltage		0		V_{CC}	V
Vo	Output voltage		0		V _{CC}	V
		V _{CC} = 3 V			-4	mA
I _{OH}	High-level output current	V _{CC} = 4.5 V			-24	
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
I _{OL}	Low-level output current	V _{CC} = 4.5 V			24	mA
		V _{CC} = 5.5 V			24	
Δt/Δv	Input transition rise or fall rate	÷	0		10	ns/V
T _A	Operating free-air temperature		-40		85	°C



4.3 Thermal Information

THERMAL METRIC ⁽¹⁾		D	N	PW	UNIT
		16 PINS	16 PINS	16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	130	110	50	CW

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

4.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	٦	Γ _A = 25 °C	MIN	MAY	UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX		MAX	UNIT
		3 V	2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4		4.4		
		5.5 V	5.4		5.4		
V _{OH}	I _{OH} = -4 mA	3 V	2.58		2.48		V
	L = 24 mA	4.5 V	3.94		3.8		
	I _{OH} = -24 mA	5.5 V	4.94		4.8		
	$I_{oh} = -75 \text{ mA}^{(1)}$	5.5 V			3.85		
		3 V		0.	1	0.1	
	I _{OL} = 50 μA	4.5 V		0.	1	0.1	
		5.5 V		0.	1	0.1	
V _{OL}	I _{OL} = 12 mA	3 V		0.3	6	0.44	V
	L = 24 mA	4.5 V		0.3	6	0.44	
	I _{OL} = 24 mA	5.5 V		0.3	6	0.44	
	$I_{OL} = 75 \text{ mA}^{(1)}$	5.5 V				1.65	
li .	$V_{I} = V_{CC}$ or GND	5.5 V		±0.	1	±1	μA
I _{CC}	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			1	40	μA
Ci	V _I = V _{CC} or GND	5 V		3.5			pF

(1) Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

4.5 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN N	MAX	UNIT
FARAMETER			MIN	ТҮР	MAX		WIAA	UNIT
t _{PLH}	- A, B, C	Δην Χ	1.5	8.3	10.2	1.5	11.4	ns
t _{PHL}		Any Y	1.5	8.9	10.9	1.5	12.2	
t _{PLH}	- G1	G1 Any Y	1.5	7.2	9.2	1.5	10.2	ns
t _{PHL}			1.5	7.3	9.4	1.5	10.5	
t _{PLH}	G2A, G2B	Any V	1.5	8.2	10.4	1.5	11.5	ns
t _{PHL}	027, 020	Any Y	1.5	8.3	10.4	1.5	11.6	115



4.6 Switching Characteristics, V_{CC} = 5 V \pm 0.5 V

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			MIN	MAX	UNIT
PARAMETER			MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
t _{PLH}	- A, B, C	Δηγγ	1.5	5.7	7.3	1.5	8.1	ns
t _{PHL}		Any Y	1.5	6.2	7.9	1.5	8.8	
t _{PLH}	- G1	Any Y	1.5	5.1	6.9	1.5	7.5	ns
t _{PHL}			1.5	5.2	6.9	1.5	7.7	
t _{PLH}	G2A, G2B	Amerika	1.5	5.8	7.6	1.5	8.3	ns
t _{PHL}	G2A, G2B	Any Y	1.5	5.6	7.5	1.5	8.3	115


4.7 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST C	TYP	UNIT	
C_{pd}	Power dissipation capacitance per gate	C _L = 50 pF,	f = 1 MHz	51	pF



5 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 5-1. Load Circuit and Voltage Waveforms



6 Detailed Description

6.1 Overview

† †

The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select (A, B, C) inputs and the three enable (G1, G2A, G2B) inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 74AC11138 is characterized for operation from -40°C to 85°C.

6.2 Functional Block Diagram




Figure 6-1. Logic Symbols (Alternatives)

[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.






Figure 6-2. Logic Diagram (Positive Logic)

6.3 Device Functional Modes

Function Table

	ENABLE INI	SELI	ECT INI	PUTS	OUTPUTS								
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	н	н	н	н	н	н	н	Н
X	Х	Н	Х	Х	Х	Н	Н	Н	Н	н	Н	Н	Н
L	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	L	L	н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	Н	Н	L	Н	Н	н	Н	Н	Н
н	L	L	L	Н	L	Н	н	L	Н	Н	Н	Н	Н
н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	н	L	L	Н	Н	Н	Н	L	Н	Н	Н
н	L	L	н	L	Н	Н	н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information




Figure 7-1. 24-Bit Decoding Scheme






Figure 7-2. 32-Bit Decoding Scheme



7.2 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor; if there are multiple V_{CC} terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

7.3 Layout

7.3.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY								
74AC11138	Click here	Click here	Click here	Click here	Click here								

Table 8-1. Related Links

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 1996) to Revision C (May 2024)

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

Page



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
74AC11138D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	AC11138	
74AC11138DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11138	Samples
74AC11138N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	74AC11138N	Samples
74AC11138NSR	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11138	Samples
74AC11138PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	AE138	
74AC11138PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AE138	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AC11138DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
74AC11138NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
74AC11138PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AC11138DR	SOIC	D	16	2500	353.0	353.0	32.0
74AC11138NSR	SOP	NS	16	2000	356.0	356.0	35.0
74AC11138PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
74AC11138N	N	PDIP	16	25	506	13.97	11230	4.32
74AC11138N	N	PDIP	16	25	506	13.97	11230	4.32

NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated