# Onsemi

## 1-of-8 Decoder/ Demultiplexer

### High-Performance Silicon-Gate CMOS


## MC74HC138A, **MC74HCT138A**

The MC74HC138A/MC74HCT138A is identical in pinout to the LS138. The MC74HC138A inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The MC74HCT138A may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The device decodes a three-bit Address to one-of-eight active-low outputs. This device features three Chip Select inputs, two active-low and one active-high to facilitate the demultiplexing, cascading, and chip-selecting functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output; one of the Chip Selects is used as a data input while the other Chip Selects are held in their active states.

#### Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 122 FETs or 30.5 Equivalent Gates
- -Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable\*
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



А	<ul> <li>Assembly Location</li> </ul>
WL, L	= Wafer Lot
YY, Y	= Year
WW, W	= Work Week
-	

G or • = Pb-Free Package

(Note: Microdot may be in either location)

**PIN ASSIGNMENT** 

ao C		16	] v <sub>cc</sub> ] yo
A1 [	2	15	D Y0
A2 🛛	3	14	<b>I</b> Y1
CS2 [	4	13	<b>1</b> Y2
сѕз 🛛	5		<b>I</b> Y3
CS1 [	6	11	<b>1</b> Y4
Y7 🛛	7	10	<b>1</b> Y5
GND [	8	9	D Y6

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 7 of this data sheet.




Figure 1. Logic Diagram

**FUNCTION TABLE** 

		Inp	uts						Ou	tput	s		
CS1	CS2	CS3	A2	<b>A1</b>	<b>A</b> 0	Y0	<b>Y</b> 1	Y2	Y3	<b>Y</b> 4	Y5	Y6	Y7
Х	Х	Н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	Н	Х	Х	Х	Х	Н	н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	н	L	Н	Н	н	Н	Н	Н	L	Н	Н
Н	L	L	н	н	L	Н	н	Н	Н	Н	Н	L	Н
н	L	L	Н	Н	Н	н	Н	н	н	Н	Н	Н	L

H = high level (steady state);

L = low level (steady state);

X = don't care

#### MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage		$-0.5$ to $V_{CC}$ + 0.5	V
V <sub>OUT</sub>	DC Output Voltage		$-0.5$ to $V_{CC}$ + 0.5	V
I <sub>IN</sub>	DC Input Current, per Pin		±20	mA
I <sub>OUT</sub>	DC Output Current, per Pin		±25	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins		±50	mA
Ι <sub>ΙΚ</sub>	Input Clamp Current ( $V_{IN} < 0$ or $V_{IN} > V_{CC}$ )		±20	mA
Ι <sub>ΟΚ</sub>	Output Clamp Current (V <sub>OUT</sub> < 0 or V <sub>OUT</sub> > V <sub>CC</sub> )		±20	mA
T <sub>STG</sub>	Storage Temperature		65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds		260	°C
TJ	Junction Temperature Under Bias		±150	°C
$\theta_{JA}$	Thermal Resistance (Note 1)	SOIC-16 QFN16 TSSOP-16	126 118 159	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 25°C	SOIC-16 QFN16 TSSOP-16	995 1062 787	mW
MSL	Moisture Sensitivity		Level 1	-
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V <sub>ESD</sub>	ESD Withstand Voltage (Note 2)	Human Body Model Charged Device Model	2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
MC74HC				
V <sub>CC</sub>	DC Supply Voltage	2.0	6.0	V
$V_{IN,} V_{OUT}$	DC Input, Output Voltage (Note 3)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free-Air Temperature	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	ns

#### MC74HCT

V <sub>CC</sub>	DC Supply Voltage	4.5	5.5	V
$V_{IN,} V_{OUT}$	DC Input, Output Voltage (Note 3)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free-Air Temperature	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time	0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

			v <sub>cc</sub>	Guara	nteed Limit		
Symbol	Parameter	Test Conditions	V	–55°C to 25°C	≤ <b>85°C</b>	≤125°C	Unit
V <sub>IH</sub>	Minimum High–Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  \leq 20 \ \mu\text{A} \end{array}$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  \leq 20 \ \mu\text{A} \end{array}$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V <sub>OH</sub>	Minimum High–Level Output Voltage	$\begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\ \left  I_{out} \right   \leq  20 \; \mu A \end{array}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$\begin{array}{l l} V_{in} = V_{IH} \text{ or } V_{IL} & \left I_{out}\right  \leq 2.4 \text{ mA} \\ \left I_{out}\right  \leq 4.0 \text{ mA} \\ \left I_{out}\right  \leq 5.2 \text{ mA} \end{array}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$\begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\  I_{out}   \leq  20 \; \mu A \end{array}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\begin{array}{l l} V_{in} = V_{IH} \text{ or } V_{IL} & \left I_{out}\right  \leq 2.4 \text{ mA} \\ \left I_{out}\right  \leq 4.0 \text{ mA} \\ \left I_{out}\right  \leq 5.2 \text{ mA} \end{array}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
l <sub>in</sub>	Maximum Input Leakage Cur- rent	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$	6.0	4	40	160	μΑ

#### DC ELECTRICAL CHARACTERISTICS (MC74HC138A)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

		Vcc	Guaranteed Limit				
Symbol	Parameter	v	–55°C to 25°C	≤ <b>85°C</b>	≤125°C	Unit	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 3)	2.0 3.0 4.5 6.0	135 90 27 23	170 125 34 29	205 165 41 35	ns	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, CS1 to Output Y (Figures 2 and 4)	2.0 3.0 4.5 6.0	110 85 22 19	140 100 28 24	165 125 33 28	ns	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, CS2 or CS3 to Output Y (Figures 2 and 5)	2.0 3.0 4.5 6.0	120 90 24 20	150 120 30 26	180 150 36 31	ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 2 and 4)	2.0 3.0 4.5 6.0	75 30 15 13	95 40 19 16	110 55 22 19	ns	
C <sub>in</sub>	Maximum Input Capacitance	-	10	10	10	pF	

#### AC ELECTRICAL CHARACTERISTICS (MC74HC138A)

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Package)*	55	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. \*Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

#### DC ELECTRICAL CHARACTERISTICS (MC74HCT138A)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	–55 to 25°C	≤85°C	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \; V \; or \; V_{CC} - 0.1 \; V \\ \left  I_{out} \right  \leq 20 \; \mu A \end{array} \end{array} \label{eq:Vout}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \ V \ or \ V_{CC} - 0.1 \ V \\  I_{out}  \leq 20 \ \mu A \end{array}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High–Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 4.0 \text{ mA}$	4.5	3.98	3.84	3.7	
V <sub>OL</sub>	Maximum Low–Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 4.0 \text{ mA}$	4.5	0.26	0.33	0.4	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$	5.5	4.0	40	160	μΑ

	Additional Quiescent Supply	$V_{in}$ = 2.4 V, Any One Input $V_{in}$ = V <sub>CC</sub> or GND, Other Inputs		≥–55°C	25°C to 125°C	
$\Delta I_{CC}$	Current	$V_{in} = V_{CC}$ of GND, Other inputs $I_{out} = 0 \mu A$	5.5	2.9	2.4	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


#### AC ELECTRICAL CHARACTERISTICS (MC74HCT138A)

		Gu	aranteed Li	mit	
Symbol	Parameter	–55 to 25°C	≤85°C	≤125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 3)	30	38	45	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, CS1 to Output Y (Figures 2 and 4)	27	34	41	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Output Transition Time, CS2 or CS3 to Output Y (Figures 2 and 5)	30	38	45	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 2 and 4)	15	19	22	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Time	500	500	500	ns
C <sub>in</sub>	Maximum Input Capacitance	10	10	10	pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Enabled Output)*	51	pF

\*Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .


#### SWITCHING WAVEFORMS



Test	Switch Position	CL	RL
t <sub>PLH</sub> / t <sub>PHL</sub>	Open	50 pF	1 kΩ
t <sub>PLZ</sub> / t <sub>PZL</sub>	V <sub>CC</sub>		
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND		

 $^{\ast}\text{C}_{\text{L}}$  Includes probe and jig capacitance








Figure 3.




Figure 5.

Device	V <sub>IN</sub> , V	V <sub>m</sub> , V
MC74HC138A	V <sub>CC</sub>	50% x V <sub>CC</sub>
MC74HCT138A	3 V	1.3 V

#### **PIN DESCRIPTIONS**

#### ADDRESS INPUTS

#### A0, A1, A2 (Pins 1, 2, 3)

Address inputs. These inputs, when the chip is selected, determine which of the eight outputs is active–low.

#### **CONTROL INPUTS**

#### CS1, CS2, CS3 (Pins 6, 4, 5)


Chip select inputs. For CS1 at a high level and CS2, CS3 at a low level, the chip is selected and the outputs follow the

Address inputs. For any other combination of CS1, CS2, and CS3, the outputs are at a logic high.

#### OUTPUTS

#### Y0 - Y7 (Pins 15, 14, 13, 12, 11, 10, 9, 7)

Active-low Decoded outputs. These outputs assume a low level when addressed and the chip is selected. These outputs remain high when not addressed or the chip is not selected.



#### Figure 6. Expanded Logic Diagram


#### ORDERING INFORMATION

Device	Marking	Package	Shipping <sup>†</sup>
MC74HC138ADG	HC138AG	SOIC-16	48 Units / Rail
MC74HC138ADR2G	HC138AG	SOIC-16	2500 / Tape & Reel
MC74HC138AD2G-Q*	HC138AG	SOIC-16	2500 / Tape & Reel
MC74HC138ADTR2G	HC 138A	TSSOP-16	2500 / Tape & Reel
MC74HC138ADTR2G-Q*	HC 138A	TSSOP-16	2500 / Tape & Reel
MC74HCT138ADR2G	HCT138AG	SOIC-16	2500 / Tape & Reel
MC74HCT138ADTR2G	HCT 138A	TSSOP-16	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DIMENSIONS: MILLIMETERS



MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	PAGE 1 OF 2			

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

#### GENERIC MARKING DIAGRAM\*

16	A	H	A.	- A	- A	A	A.	Æ
		XX)						
		XX	XX	XX	XX	XX)	ΧX	x
	0			NĽ				
1	H	H	Н	Н	Н	Н	Н	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	,	STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
2.		2.	ANODE	2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	· · · · · · · · · · · · · · · · · · ·
	EMITTER		CATHODE		COLLECTOR, #2		COLLECTOR, #2
5. 6.		5. 6.	NO CONNECTION	5. 6.	BASE. #2	5. 6.	COLLECTOR, #3
0. 7.		0. 7.		7.	- ,	0. 7.	
7. 8.		8.	CATHODE	7. 8.		7. 8.	
	BASE	9.	CATHODE		COLLECTOR, #2	9.	
9. 10.	EMITTER	•.	ANODE		BASE, #3	10.	- ,
	NO CONNECTION	11.	NO CONNECTION		EMITTER, #3	11.	
	EMITTER	12.	CATHODE		COLLECTOR, #3	12.	
	BASE	12.	CATHODE	13.		13.	BASE, #2
14.		14.	NO CONNECTION		BASE, #4	10.	
15.	EMITTER	15.	ANODE	15.		15.	BASE, #1
16.		16.	CATHODE	16.		16.	EMITTER, #1
10.	OOLLEOTON	10.	OATTODE	10.	00111011, #4	10.	LIVITT LT, #1
STYLE 5:		STYLE 6:		STYLE 7:			
JITLE J.		STILL 0.					
PIN 1	DRAIN DVF #1	PIN 1	CATHODE	PIN 1	SOURCE NLCH		
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH	<b>`</b>	
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT		
2. 3.	DRAIN, #1 DRAIN, #2	2. 3.	CATHODE CATHODE	2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	2. 3. 4.	CATHODE CATHODE CATHODE	2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH	)	
2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE	2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT	) )	
2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE	2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5. 6. 7. 8.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH	) ) )	
2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH	) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3	2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 GATE, #2	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH	) ) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #4 GATE, #2 SOURCE, #2	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	PAGE 2 OF 2				

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A	the Document Repository. COPY" in red.				
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1			
onsemi and OOSEM) are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves						

onsemit and OTISCT III are trademarks of Semiconductor Components industrials, LLC dua onsemit or its subsidiaries in the Onited States and/or other countries. Onsemit reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales