

# MC74HCT4094A

## 8-Bit Shift and Store Register with LSTTL Compatible Inputs

### High-Performance Silicon-Gate CMOS

The MC74HCT4094A is a high speed CMOS 8-bit serial shift and storage register. This device consists of an 8-bit shift register and latch with 3-state output buffers. Data is shifted on positive clock (CP) transitions. The data in the shift register is transferred to the storage register when the Strobe (STR) input is high. The output buffers are enabled when the Output Enable (OE) input is set high. Two serial outputs (QS<sub>1</sub>, QS<sub>2</sub>) are available for cascading multiple devices.

The MC74HCT4094A can be used to interface TTL or CMOS outputs to high speed CMOS inputs.

#### Features

- Wide Operating Voltage Range: 4.5 to 5.5 V
- Low Power Dissipation: I<sub>CC</sub> = < 10 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- These are Pb-Free Devices

#### Typical Applications


- Serial-to-Parallel Conversion
- Remote Control Storage Register



ON Semiconductor®

<http://onsemi.com>

#### MARKING DIAGRAMS



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week  
G, ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

# MC74HCT4094A




Figure 1. Pin Assignment




Figure 2. Logic Symbol




Figure 3. IEC Logic Symbol




Figure 4. Functional Diagram



# MC74HCT4094A

## MAXIMUM RATINGS

| Symbol    | Parameter   | Value                   | Unit |
|-----------|---|-------------------------|------|
| $V_{CC}$  | DC Supply Voltage (Referenced to GND)                           | - 0.5 to + 7.0          | V    |
| $V_{in}$  | DC Input Voltage (Referenced to GND)                            | - 0.5 to $V_{CC} + 0.5$ | V    |
| $V_{out}$ | DC Output Voltage (Referenced to GND)                           | - 0.5 to $V_{CC} + 0.5$ | V    |
| $I_{in}$  | DC Input Current, per Pin                                       | $\pm 20$                | mA   |
| $I_{out}$ | DC Output Current, per Pin                                      | $\pm 35$                | mA   |
| $I_{CC}$  | DC Supply Current, $V_{CC}$ and GND Pins                        | $\pm 75$                | mA   |
| $P_D$     | Power Dissipation in Still Air, SOIC Package†<br>TSSOP Package† | 500<br>450              | mW   |
| $T_{stg}$ | Storage Temperature   | - 65 to + 150           | °C   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating - SOIC Package: - 7 mW/°C from 65° to 125°C  
TSSOP Package: - 6.1 mW/°C from 65° to 125°C

## RECOMMENDED OPERATING CONDITIONS

| Symbol            | Parameter  | Min | Max      | Unit |
|-------------------|--|-----|----------|------|
| $V_{CC}$          | DC Supply Voltage (Referenced to GND)                | 4.5 | 5.5      | V    |
| $V_{in}, V_{out}$ | DC Input Voltage, Output Voltage (Referenced to GND) | 0   | $V_{CC}$ | V    |
| $T_A$             | Operating Temperature, All Package Types             | -55 | +125     | °C   |
| $t_r, t_f$        | Input Rise and Fall Time (Figure 1)                  | 0   | 500      | ns   |

DISCONTINUED

THIS DEVICE IS NOT RECOMMENDED FOR NEW DESIGN

PLEASE CONTACT YOUR ONSEMI REPRESENTATIVE FOR INFORMATION

# MC74HCT4094A

## FUNCTIONAL TABLE

| INPUTS |    |     |   | PARALLEL OUTPUTS |       | SERIAL OUTPUTS |     |
|--------|----|-----|---|------------------|-------|----------------|-----|
| CP     | OE | STR | D | QP0              | QPn   | QS1            | QS2 |
| ↑      | L  | X   | X | Z                | Z     | Q'6            | NC  |
| ↓      | L  | X   | X | Z                | Z     | NC             | QP7 |
| ↑      | H  | L   | X | NC               | NC    | Q'6            | NC  |
| ↑      | H  | H   | L | L                | QPn-1 | Q'6            | NC  |
| ↑      | H  | H   | H | H                | QPn-1 | Q'6            | NC  |
| ↓      | H  | H   | H | NC               | NC    | NC             | QP7 |

### Notes

- H = HIGH voltage level  
L = LOW voltage level  
X = don't care  
Z = high impedance OFF-state  
NC = no change  
↑ = LOW-to-HIGH CP transition  
↓ = HIGH-to-LOW CP transition  
Q'6 = the information in the seventh register stage is transferred to the 8th register stage and QSn output at the positive clock edge




Figure 6. Timing Diagram

# MC74HCT4094A

## DC CHARACTERISTICS

| Symbol           | Parameter                                | Test Conditions   | V <sub>CC</sub> (V) | Guaranteed Limits |             |         | Unit |
|------------------|--|---|---------------------|-------------------|-------------|---------|------|
|                  |  |   |                     | −55°C to 25°C     | ≤ 85°C      | ≤ 125°C |      |
| V <sub>IH</sub>  | Minimum High-Level Input Voltage         | V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> − 0.1 V<br> I <sub>OUT</sub>   ≤ 20 μA  | 4.5                 | 2.0               | 2.0         | 2.0     | V    |
|                  |  |   | 5.5                 | 2.0               | 2.0         | 2.0     |      |
| V <sub>IL</sub>  | Maximum Low-Level Input Voltage          | V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> − 0.1 V<br> I <sub>OUT</sub>   ≤ 20 μA  | 4.5                 | 0.8               | 0.8         | 0.8     | V    |
|                  |  |   | 5.5                 | 0.8               | 0.8         | 0.8     |      |
| V <sub>OH</sub>  | Minimum High-Level Output Voltage        | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>OUT</sub>   ≤ 20 μA                                       | 4.5                 | 4.4               | 4.4         | 4.4     | V    |
|                  |  |   | 5.5                 | 5.4               | 5.4         | 5.4     |      |
|                  |  | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ,  I <sub>OUT</sub>   = 6 mA   | 4.5                 | 4.25              | 4.2         | 4.1     |      |
| V <sub>OL</sub>  | Maximum Low-Level Output Voltage         | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ,  I <sub>OUT</sub>   ≤ 20 μA  | 4.5                 | 0.1               | 0.1         | 0.1     | V    |
|                  |  |   | 5.5                 | 0.1               | 0.1         | 0.1     |      |
|                  |  | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ,  I <sub>OUT</sub>   = 6 mA   | 4.5                 | 0.25              | 0.3         | 0.4     |      |
| I <sub>IN</sub>  | Maximum Input Leakage Current            | V <sub>IN</sub> = V <sub>CC</sub> or GND  | 5.5                 | ±0.1              | ±1          | ±1      | μA   |
| I <sub>OZ</sub>  | Maximum Tri-State Output Leakage Current | V <sub>IN</sub> = V <sub>CC</sub> or GND<br>V <sub>OUT</sub> = V <sub>CC</sub> or GND                                     | 5.5                 | ±0.5              | ±5          | ±10     | μA   |
| I <sub>CC</sub>  | Maximum Quiescent Supply Current         | V <sub>IN</sub> = V <sub>CC</sub> or GND  | 5.5                 | 4.0               | 40          | 80      | μA   |
| ΔI <sub>CC</sub> | Additional Quiescent Supply Current      | V <sub>in</sub> = 2.4V, Any One Input<br>V <sub>in</sub> = V <sub>CC</sub> or GND, Other Inputs<br>I <sub>out</sub> = 0μA | 5.5                 | ≥ −55°C           | 25 to 125°C |         | mA   |
|                  |  |   |                     | 2.9               | 2.4         |         |      |

DISCONTINUED

THIS DEVICE IS NOT RECOMMENDED FOR NEW DESIGN  
PLEASE CONTACT YOUR ONSEMI REPRESENTATIVE FOR INFORMATION

# MC74HCT4094A

## AC CHARACTERISTICS ( $t_f = t_r = 6 \text{ ns}$ , $C_L = 50 \text{ pF}$ )

| Symbol                              | Parameter   | Test Conditions | V <sub>CC</sub> (V) | Guaranteed Limits |        |         | Unit |
|-------------------------------------|---|-----------------|---------------------|-------------------|--------|---------|------|
|                                     |   |                 |                     | -55°C to 25°C     | ≤ 85°C | ≤ 125°C |      |
| t <sub>PHL</sub> , t <sub>PLH</sub> | Maximum Propagation Delay<br>CP to QS <sub>1</sub>          | Figure 7        | 4.5                 | 30                | 38     | 45      | ns   |
| t <sub>PHL</sub> , t <sub>PLH</sub> | Maximum Propagation Delay<br>CP to QS <sub>2</sub>          | Figure 7        | 4.5                 | 27                | 34     | 41      | ns   |
| t <sub>PHL</sub> , t <sub>PLH</sub> | Maximum Propagation Delay<br>CP to QP <sub>n</sub>          | Figure 7        | 4.5                 | 39                | 49     | 59      | ns   |
| t <sub>PHL</sub> , t <sub>PLH</sub> | Maximum Propagation Delay<br>STR to QP <sub>n</sub>         | Figure 8        | 4.5                 | 36                | 45     | 54      | ns   |
| t <sub>PZH</sub> , t <sub>PZL</sub> | Maximum 3-State Output Enable Time<br>OE to QP <sub>n</sub> | Figure 9        | 4.5                 | 35                | 44     | 53      | ns   |
| t <sub>PHZ</sub> , t <sub>PLZ</sub> | Maximum 3-State Output Enable Time<br>OE to QP <sub>n</sub> | Figure 9        | 4.5                 | 25                | 31     | 38      | ns   |
| t <sub>THL</sub> , t <sub>TLH</sub> | Maximum Output Transition Time                              | Figure 7        | 4.5                 | 18                | 22     | 25      | ns   |
| t <sub>W</sub>                      | Minimum Clock Pulse Width<br>High or Low                    | Figure 7        | 4.5                 | 16                | 20     | 24      | ns   |
| t <sub>W</sub>                      | Minimum Strobe Pulse Width<br>High                          | Figure 8        | 4.5                 | 16                | 20     | 24      | ns   |
| t <sub>SU</sub>                     | Minimum Set-up Time<br>D to CP                              | Figure 10       | 4.5                 | 10                | 13     | 15      | ns   |
| t <sub>SU</sub>                     | Minimum Set-up Time<br>CP to STR                            | Figure 8        | 4.5                 | 20                | 25     | 30      | ns   |
| t <sub>H</sub>                      | Minimum Hold Time<br>D to CP                                | Figure 10       | 4.5                 | 3                 | 3      | 3       | ns   |
| t <sub>H</sub>                      | Minimum Hold Time<br>CP to STR                              | Figure 8        | 4.5                 | 0                 | 0      | 0       | ns   |
| f <sub>MAX</sub>                    | Minimum Clock Pulse Frequency                               | Figure 7        | 4.5                 | 30                | 24     | 20      | MHz  |
| C <sub>in</sub>                     | Maximum Input Capacitance                                   |                 | -                   | 10                | 10     | 10      | pF   |
| C <sub>out</sub>                    | Maximum Output Capacitance                                  |                 | -                   | 15                | 15     | 15      | pF   |
| C <sub>PD</sub>                     | Power Dissipation Capacitance (Note 2)                      |                 | -                   | 140               | 140    | 140     | pF   |

2. C<sub>PD</sub> is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from:  
 $I_{CC(\text{operating})} \approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where N<sub>SW</sub> = total number of outputs switching and f<sub>IN</sub> = switching frequency.

# MC74HCT4094A

## AC WAVEFORMS

( $V_M = 1.3\text{ V}$ )




Figure 7. Waveforms showing the clock (CP) to output (QPn, QS1, QS2) propagation delays, the clock pulse width and the maximum clock frequency.




Figure 8. Waveforms showing the strobe (STR) to output (QPn) propagation delays, the strobe pulse width, the clock set-up and hold times for the strobe input.





Figure 9. Waveforms showing the 3-state enable and disable times for input OE.



The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 10. Waveforms showing the data set-up and hold times for the data input.



# MC74HCT4094A

## TEST CIRCUITS




Figure 11. AC Characteristics Load Circuits

### ORDERING INFORMATION

| Device            | Package              | Shipping†        |
|-------------------|----------------------|------------------|
| MC74HCT4094ADG    | SOIC-16<br>(Pb-Free) | 48 Units/ Rail   |
| MC74HCT4094ADR2G  | SOIC-16<br>(Pb-Free) | 2500 Tape & Reel |
| MC74HCT4094ADT    | TSSOP-16*            | 96 Units / Rail  |
| MC74HCT4094ADTR2G | TSSOP-16*            | 2500 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.

DISCONTINUED

THIS DEVICE IS NOT RECOMMENDED FOR NEW DESIGN  
PLEASE CONTACT YOUR ONSEMI SALES REPRESENTATIVE FOR INFORMATION



**SOIC-16 9.90x3.90x1.37 1.27P**  
**CASE 751B**  
**ISSUE M**


DATE 18 OCT 2024

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.



| MILLIMETERS                    |          |      |      |
|--------------------------------|----------|------|------|
| DIM                            | MIN      | NOM  | MAX  |
| A                              | 1.35     | 1.55 | 1.75 |
| A1                             | 0.10     | 0.18 | 0.25 |
| A2                             | 1.25     | 1.37 | 1.50 |
| b                              | 0.35     | 0.42 | 0.49 |
| c                              | 0.19     | 0.22 | 0.25 |
| D                              | 9.90 BSC |      |      |
| E                              | 6.00 BSC |      |      |
| E1                             | 3.90 BSC |      |      |
| e                              | 1.27 BSC |      |      |
| h                              | 0.25     | ---  | 0.50 |
| L                              | 0.40     | 0.83 | 1.25 |
| L1                             | 1.05 REF |      |      |
| θ                              | 0°       | ---  | 7°   |
| TOLERANCE OF FORM AND POSITION |          |      |      |
| aaa                            | 0.10     |      |      |
| bbb                            | 0.20     |      |      |
| ccc                            | 0.10     |      |      |
| ddd                            | 0.25     |      |      |
| eee                            | 0.10     |      |      |



RECOMMENDED MOUNTING FOOTPRINT

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERM/D


|                         |                                     |  |
|-------------------------|-------------------------------------|--|
| <b>DOCUMENT NUMBER:</b> | <b>98ASB42566B</b>                  | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>SOIC-16 9.90X3.90X1.37 1.27P</b> | <b>PAGE 1 OF 2</b>   |

onsemi and onSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**SOIC-16 9.90x3.90x1.37 1.27P**  
**CASE 751B**  
**ISSUE M**

DATE 18 OCT 2024

**GENERIC  
MARKING DIAGRAM\***



XXXXX = Specific Device Code  
A = Assembly Location  
WL = Wafer Lot  
Y = Year  
WW = Work Week  
G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

|   |   |   |   |
|---|---|---|---|
| <p><b>STYLE 1:</b></p> <p>PIN 1. COLLECTOR<br/> 2. BASE<br/> 3. EMITTER<br/> 4. NO CONNECTION<br/> 5. EMITTER<br/> 6. BASE<br/> 7. COLLECTOR<br/> 8. COLLECTOR<br/> 9. BASE<br/> 10. EMITTER<br/> 11. NO CONNECTION<br/> 12. EMITTER<br/> 13. BASE<br/> 14. COLLECTOR<br/> 15. EMITTER<br/> 16. COLLECTOR</p>                           | <p><b>STYLE 2:</b></p> <p>PIN 1. CATHODE<br/> 2. ANODE<br/> 3. NO CONNECTION<br/> 4. CATHODE<br/> 5. CATHODE<br/> 6. NO CONNECTION<br/> 7. ANODE<br/> 8. CATHODE<br/> 9. CATHODE<br/> 10. ANODE<br/> 11. NO CONNECTION<br/> 12. CATHODE<br/> 13. CATHODE<br/> 14. NO CONNECTION<br/> 15. ANODE<br/> 16. CATHODE</p> | <p><b>STYLE 3:</b></p> <p>PIN 1. COLLECTOR, DYE #1<br/> 2. BASE, #1<br/> 3. EMITTER, #1<br/> 4. COLLECTOR, #1<br/> 5. COLLECTOR, #2<br/> 6. BASE, #2<br/> 7. EMITTER, #2<br/> 8. COLLECTOR, #2<br/> 9. COLLECTOR, #3<br/> 10. BASE, #3<br/> 11. EMITTER, #3<br/> 12. COLLECTOR, #3<br/> 13. COLLECTOR, #4<br/> 14. BASE, #4<br/> 15. EMITTER, #4<br/> 16. COLLECTOR, #4</p>   | <p><b>STYLE 4:</b></p> <p>PIN 1. COLLECTOR, DYE #1<br/> 2. COLLECTOR, #1<br/> 3. COLLECTOR, #2<br/> 4. COLLECTOR, #2<br/> 5. COLLECTOR, #3<br/> 6. COLLECTOR, #3<br/> 7. COLLECTOR, #4<br/> 8. COLLECTOR, #4<br/> 9. BASE, #4<br/> 10. EMITTER, #4<br/> 11. BASE, #3<br/> 12. EMITTER, #3<br/> 13. BASE, #2<br/> 14. EMITTER, #2<br/> 15. BASE, #1<br/> 16. EMITTER, #1</p> |
| <p><b>STYLE 5:</b></p> <p>PIN 1. DRAIN, DYE #1<br/> 2. DRAIN, #1<br/> 3. DRAIN, #2<br/> 4. DRAIN, #2<br/> 5. DRAIN, #3<br/> 6. DRAIN, #3<br/> 7. DRAIN, #4<br/> 8. DRAIN, #4<br/> 9. GATE, #4<br/> 10. SOURCE, #4<br/> 11. GATE, #3<br/> 12. SOURCE, #3<br/> 13. GATE, #2<br/> 14. SOURCE, #2<br/> 15. GATE, #1<br/> 16. SOURCE, #1</p> | <p><b>STYLE 6:</b></p> <p>PIN 1. CATHODE<br/> 2. CATHODE<br/> 3. CATHODE<br/> 4. CATHODE<br/> 5. CATHODE<br/> 6. CATHODE<br/> 7. CATHODE<br/> 8. CATHODE<br/> 9. ANODE<br/> 10. ANODE<br/> 11. ANODE<br/> 12. ANODE<br/> 13. ANODE<br/> 14. ANODE<br/> 15. ANODE<br/> 16. ANODE</p>                                 | <p><b>STYLE 7:</b></p> <p>PIN 1. SOURCE N-CH<br/> 2. COMMON DRAIN (OUTPUT)<br/> 3. COMMON DRAIN (OUTPUT)<br/> 4. GATE P-CH<br/> 5. COMMON DRAIN (OUTPUT)<br/> 6. COMMON DRAIN (OUTPUT)<br/> 7. COMMON DRAIN (OUTPUT)<br/> 8. SOURCE P-CH<br/> 9. SOURCE P-CH<br/> 10. COMMON DRAIN (OUTPUT)<br/> 11. COMMON DRAIN (OUTPUT)<br/> 12. COMMON DRAIN (OUTPUT)<br/> 13. GATE N-CH<br/> 14. COMMON DRAIN (OUTPUT)<br/> 15. COMMON DRAIN (OUTPUT)<br/> 16. SOURCE N-CH</p> |   |


|                         |                                     |   |
|-------------------------|-------------------------------------|---|
| <b>DOCUMENT NUMBER:</b> | <b>98ASB42566B</b>                  | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>SOIC-16 9.90X3.90X1.37 1.27P</b> | <b>PAGE 2 OF 2</b>  |

**onsemi** and **ONSEMI** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



TSSOP-16 WB  
CASE 948F  
ISSUE B


DATE 19 OCT 2006



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.90        | 5.10 | 0.193     | 0.200 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.18        | 0.28 | 0.007     | 0.011 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

RECOMMENDED  
SOLDERING FOOTPRINT\*



GENERIC  
MARKING DIAGRAM\*



- XXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
G or ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | TSSOP-16    | PAGE 1 OF 1  |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)