8-Bit Static Shift Register

The MC14014B and MC14021B 8-bit static shift registers are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These shift registers find primary use in parallel-to-serial data conversion, synchronous and asynchronous parallel input, serial output data queueing; and other general purpose register applications requiring low power and/or high noise immunity.

Features

- Synchronous Parallel Input/Serial Output (MC14014B)
- Asynchronous Parallel Input/Serial Output (MC14021B)
- Synchronous Serial Input/Serial Output
- Full Static Operation
- "Q" Outputs from Sixth, Seventh, and Eighth Stages
- Double Diode Input Protection
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- MC14014B Pin-for-Pin Replacement for CD4014B
- MC14021B Pin-for-Pin Replacement for CD4021B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com




SOIC-16 D SUFFIX CASE 751B

PIN ASSIGNMENT

P8		1 ●	16	þ	V _{DD}
Q6	þ	2	15	þ	P7
Q8	þ	3	14	þ	P6
P4	þ	4	13	þ	P5
Р3	þ	5	12	þ	Q7
P2	þ	6	11	þ	D_S
Р	d	7	10	þ	С
V _{SS}		8	9	þ	P/S

MARKING DIAGRAM



xx = Specific Device Code A = Assembly Location WL, L = Wafer Lot

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G = Pb–Free Indicator

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

TRUTH TABLE

SERIAL OPERATION:


				Q6	Q7	Q8
t	Clock	Ds	P/S	t=n+6	t=n+7	t=n+8
n		0	0	0	?	?
n+1		1	0	1	0	?
n+2		0	0	0	1	0
n+3		1	0	1	0	1
	~	Х	0	Q6	Q7	Q8

PARALLEL OPERATION:

CI					
MC14014B	MC14021B	Ds	P/S	Pn	*Q _n
	Х	Х	1	0	0
	Х	Х	1	1	1

*Q6, Q7, & Q8 are available externally X = Don't Care

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				-55	5°C		25°C		125	5°C	
Characteristic		Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD}	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage ($V_O = 4.5 \text{ or } 0.5 \text{ Vdc}$) ($V_O = 9.0 \text{ or } 1.0 \text{ Vdc}$) ($V_O = 13.5 \text{ or } 1.5 \text{ Vdc}$)	"0" Level	V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	Source	ГОН	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	1 1 1	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	1 1 1	-1.7 -0.36 -0.9 -2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		I _{in}	15	_	±0.1	-	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I _{DD}	5.0 10 15	- - -	5.0 10 15		0.005 0.010 0.015	5.0 10 15	- - -	150 300 600	μAdc
Total Supply Current (Note (Dynamic plus Quiesce Per Package) (C _L = 50 pF on all outp buffers switching)	ent,	Ι _Τ	5.0 10 15			$I_{T} = (1$.75 μA/kHz) .50 μA/kHz) .25 μA/kHz)	f + I _{DD}			μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.0015.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.

^{4.} To calculate total supply current at loads other than 50 pF:

SWITCHING CHARACTERISTICS (Note 5) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) \text{ C}_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) \text{ C}_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) \text{ C}_L + 9.5 \text{ ns}$	t _{TLH} , t _{THL}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time (Clock to Q, P/S to Q) $t_{PHL},t_{PLH}=(1.7\;\text{ns/pF})\;C_L+315\;\text{ns}$ $t_{PHL},t_{PLH}=(0.66\;\text{ns/pF})\;C_L+137\;\text{ns}$ $t_{PHL},t_{PLH}=(0.5\;\text{ns/pF})\;C_L+90\;\text{ns}$	t _{PLH} , t _{PHL}	5.0 10 15	- - -	400 170 115	800 340 230	ns
Clock Pulse Width	t _{WH}	5.0 10 15	400 175 135	150 75 40	- - -	ns
Clock Frequency	f _{cl}	5.0 10 15	- - -	3.0 6.0 8.0	1.5 3.0 4.0	MHz
Parallel/Serial Control Pulse Width	t _{WH}	5.0 10 15	400 175 135	150 75 40	- - -	ns
Setup Time P/S to Clock	t _{su}	5.0 10 15	200 100 80	100 50 40	- - -	ns
Hold Time Clock to P/S	t _h	5.0 10 15	20 20 25	- 2.5 - 10 0	- - -	ns
Setup Time Data (Parallel or Serial) to Clock or P/S	t _{su}	5.0 10 15	350 80 60	150 50 30	- - -	ns
Hold Time Clock to D _s	t _h	5.0 10 15	45 35 35	0 0 5	- - -	ns
Hold Time Clock to P _n	t _h	5.0 10 15	50 45 45	25 20 20	- - -	ns
Input Clock Rise Time	t _{r(Cl)}	5.0 10 15	- - -	- - -	15 5 4	μs

^{5.} The formulas given are for the typical characteristics only at 25°C.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Output Source Current Test Circuit

Figure 2. Output Sink Current Test Circuit




Figure 3. Power Dissipation Test Circuit and Waveform




Figure 4. Switching Time Test Circuit and Waveforms

ORDERING INFORMATION

Device	Package	Shipping †
MC14014BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14014BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14014BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel

MC14021BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14021BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14021BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.







SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


DATE 18 OCT 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS							
DIM	MIN	NOM	MAX				
А	1.35	1.55	1.75				
A1	0.10	0.18	0.25				
A2	1.25	1.37	1.50				
b	0.35	0.42	0.49				
С	0.19	0.22	0.25				
D		9.90 BSC					
Е	6.00 BSC						
E1	3.90 BSC						
е	1.27 BSC						
h	0.25		0.50				
L	0.40	0.83	1.25				
L1		1.05 REF					
Θ	0.		7.				
TOLERAN	CE OF FC	RM AND	POSITION				
aaa		0.10					
bbb	0.20						
ccc	0.10						
ddd		0.25	·				
eee		0.10					



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2			


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B

ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.		12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		
5.	DRAIN, #3	5.		5.	COMMON DRAIN (OUTPUT)		
6.	DRAIN, #3	6.		6.	COMMON DRAIN (OUTPUT)		
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT)		
0							
8.	DRAIN, #4		CATHODE	8.	SOURCE P-CH		
	GATE, #4	9.	ANODE	9.	SOURCE P-CH		
9. 10.	GATE, #4 SOURCE, #4	9. 10.	ANODE ANODE	9. 10.	SOURCE P-CH COMMON DRAIN (OUTPUT)		
9. 10. 11.	GATE, #4 SOURCE, #4 GATE, #3	9. 10. 11.	ANODE ANODE ANODE	9. 10. 11.	SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
9. 10. 11. 12.	GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	9. 10. 11. 12.	ANODE ANODE ANODE ANODE	9. 10. 11. 12.	SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
9. 10. 11. 12. 13.	GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	9. 10. 11. 12. 13.	ANODE ANODE ANODE ANODE ANODE	9. 10. 11. 12. 13.	SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
9. 10. 11. 12. 13. 14.	GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2	9. 10. 11. 12. 13. 14.	ANODE ANODE ANODE ANODE ANODE ANODE	9. 10. 11. 12. 13.	SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		
9. 10. 11. 12. 13. 14.	GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1	9. 10. 11. 12. 13. 14.	ANODE ANODE ANODE ANODE ANODE ANODE ANODE	9. 10. 11. 12. 13. 14.	SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
9. 10. 11. 12. 13. 14.	GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2	9. 10. 11. 12. 13. 14.	ANODE ANODE ANODE ANODE ANODE ANODE	9. 10. 11. 12. 13.	SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Doc Printed versions are uncontrolled except when stamped "CONTROLLED COPY" is			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales