





SN74LV165A SCLS402R - APRIL 1998 - REVISED MARCH 2023

SN74LV165A Parallel-Load 8-Bit Shift Registers

1 Features

- V_{CC} operation of 2 V to 5.5 V
- Maximum t_{pd} of 10.5 ns at 5 V
- Support mixed-mode voltage operation on all ports
- I_{off} supports partial-power-down mode operation
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

Increase the Number of Inputs on a Microcontroller

3 Description

The SN74LV165A device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V V_{CC} operation.


When the device is clocked, data is shifted toward the serial output Q_H. Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ LD) input. The 'LV165A devices feature a clock-inhibit function and a complemented serial output, Q H.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	D (SOIC, 16)	9.90 mm × 3.90 mm
	DB (SSOP, 16)	6.20 mm × 5.30 mm
	NS (SO, 16)	10.20 mm × 5.30 mm
SN74LV165A	PW (TSSOP, 16)	5.00 mm × 4.40 mm
	DGV (TVSOP, 16)	3.60 mm × 4.40 mm
	RGY (VQFN, 16)	4.00 mm × 3.50 mm
	BQB (WQFN, 16)	3.60 mm × 2.60 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features	1	7 Parameter Measurement Information	10
2 Applications	1	8 Detailed Description	11
3 Description	1	8.1 Overview	
4 Revision History	2	8.2 Functional Block Diagram	11
5 Pin Configuration and Functions		8.3 Feature Description	11
6 Specifications	4	8.4 Device Functional Modes	13
6.1 Absolute Maximum Ratings	4	9 Application and Implementation	
6.2 ESD Ratings	4	9.1 Application Information	14
6.3 Recommended Operating Conditions	5	9.2 Typical Application	14
6.4 Thermal Information	5	9.3 Power Supply Recommendations	16
6.5 Electrical Characteristics	6	9.4 Layout	16
6.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V	6	10 Device and Documentation Support	
6.7 Timing Requirements, V _{CC} = 3.3 V ± 0.3 V		10.1 Documentation Support	
6.8 Timing Requirements, V _{CC} = 5 V ± 0.5 V		10.2 Receiving Notification of Documentation Updates	
6.9 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V		10.3 Support Resources	
6.10 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V		10.4 Trademarks	
6.11 Switching Characteristics, V _{CC} = 5 V ± 0.5 V		10.5 Electrostatic Discharge Caution	
6.12 Timing Diagrams		10.6 Glossary	
6.13 Operating Characteristics		11 Mechanical, Packaging, and Orderable	
6.14 Typical Characteristics		Information	17
NOTE: Page numbers for previous revisions may di Changes from Revision Q (December 2022) to R			age
		,	
 Updated structural layout of document and formation 	attec	tables to current standard	1
Changes from Revision P (June 2022) to Revision	n Q	(December 2022)	age
 Changed data sheet status from Advanced Information 	mati	on to Production Data	1
Changes from Revision O (November 2016) to R	evis	ion P (June 2022)	age
		Information, Pin Configuration and Thermal Informati	on
, , , ,			
		d cross-references throughout the document	
		a drood references alreagness are accumentations	
Changes from Revision N (July 2013) to Revision	n O	(November 2016) P	age
section, Specifications section, ESD Ratings tab	le, <i>T</i>	e, Table of Contents, Pin Configuration and Functions thermal Information table, Typical Characteristics section section, Power Supply Recommendations	

Submit Document Feedback

section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and



5 Pin Configuration and Functions




Figure 5-1. D, DB, DGV, N or PW Package, 16-Pin SOIC, SSOP, TVSOP, SOP or TSSOP (Top View)




Figure 5-2. RGY or BQB Package, 16-Pin VQFN or WQFN (Top View)

Table 5-1. Pin Functions

F	PIN	- TYPE (1)	DESCRIPTION
NAME	NO.	I TPE ('')	DESCRIPTION
A	11	I	Serial input A
В	12	I	Serial input B
С	13	I	Serial input C
CLK	2	I	Storage clock
CLK INH	15	I	Storage clock
D	14	I	Serial input D
E	3	I	Serial input E
F	4	I	Serial input F
G	5	I	Serial input G
GND	8	G	Ground pin
Н	6	I	Serial input H
Q _H	7	0	Output H, inverted
Q _H	9	0	Output H
SH/ LD	1	1	Load Input
SER	10	I	Serial input
V _{CC}	16	Р	Power pin
PAD		_	Thermal Pad ⁽²⁾

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

⁽²⁾ RGY and BQB Package Only



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-imped	dance or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage (2) (3)	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND	·		±50	mA
T _{jmax}	Maximum virtual junction temperature		150	°C	
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5 V maximum.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
\	Lligh level input veltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V	
VIΗ	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7			
		V _{CC} = 2 V		0.5		
\	Law level input voltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V	
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V	
		V _{CC} = 4.5 V to 5.5 V	,	V _{CC} × 0.3		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
-0		V _{CC} = 2 V		-50	μA	
	High level output ourrent	V _{CC} = 2.3 V to 2.7 V		-2		
V _O	rigii-level output current	V _{CC} = 3 V to 3.6 V		-6	mA	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ $V_{CC} = 2 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ Put voltage $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.3 \text{ V to } 3.6 \text{ V}$ $V_{CC} = 3.4.5 \text{ V to } 5.5 \text{ V}$ Put transition rise or fall rate $V_{CC} = 3.4.5 \text{ V to } 5.5 \text{ V}$		-12		
		V _{CC} = 2 V		50	μA	
I	Low lovel output current	V _{CC} = 2.3 V to 2.7 V		2		
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA	
		V _{CC} = 4.5 V to 5.5 V		12		
		V _{CC} = 2.3 V to 2.7 V		200		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs

6.4 Thermal Information

				5	SN74LV165	4			
	THERMAL METRIC ⁽¹⁾		DB (SSOP)	NS (SO)	PW (TSSOP)	DGV (TVSOP)	RGY (VQFN)	BQB (WQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86.2	102.8	89.4	113.3	125.9	48.8	85.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	46.1	53.3	47.9	48.3	51	46.7	82.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	43.8	53.5	49.8	58.4	57.7	24.9	55.6	°C/W
Ψлт	Junction-to-top characterization parameter	13.2	16.6	16.6	6.4	5.7	2	9.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	43.5	52.9	49.5	57.8	57.2	24.9	55.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	11.7	33.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V	-40°0	C to 85°C	;	-40°	C to 125°	°C	UNIT
	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	TYP	MAX	UNII
		I _{OH} = –50 mA	2 V to 5.5 V	V _{CC} - 0.1			V _{CC} – 0.1			
V _{OH}	High-level output voltage	I _{OH} = -2 mA	2.3 V	2			2			V
		I _{OH} = -6 mA	3 V	2.48			2.48			
		I _{OH} = -12 mA	4.5 V	3.8			3.8			
		I _{OL} = 50 mA	2 V to 5.5 V			0.1			0.1	
		I _{OL} = 2 mA	2.3 V			0.4			0.4	V
V _{OL}	Low-level output voltage	I _{OL} = 6 mA	3 V			0.44			0.44	v
		I _{OL} = 12 mA	4.5 V			0.55			0.55	
I _I	Input leakage current	V _I = 5.5 V or GND	0 V to 5.5 V			±1			±1	μΑ
I _{CC}	Static supply current	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
I _{off}	Partial power down current	V_{I} or $V_{O} = 0$ to 5.5 V	0			5			5	μΑ
Ci	Input capacitance	V _I = V _{CC} or GND	3.3 V		1.7			1.7		pF

6.6 Timing Requirements, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

	PARAMETER	TEST CONDITION	25°C	25°C		85°C	-40°C to 1	125°C	UNIT	
	PARAMETER	TEST CONDITION	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
	Pulse duration	CLK high or low	8.5		9		9		no	
t _w	Fuise duration	SH/ LD low	11		13		13		ns	
		SH/ LD high before CLK↑	7		8.5		8.5			
	Catum tima	SER before CLK↑	8.5		9.5		9.5		, no	
t _{su}	Setup time	CLK INH before CLK↑	7		7		7		ns	
		Data before SH/ LD↑	11.5		12		12			
		SER data after CLK↑	-1		0		0			
t _h	Hold time	Parallel data after SH/ LD↑	0		0		0		ns	
		SH/ LD high after CLK↑	0		0		0			

6.7 Timing Requirements, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted (see Figure 7-1)

	PARAMETER	TEST CONDITION	25°C	;	-40°C to	85°C	-40°C to 1	25°C	UNIT	
	PARAMETER	TEST CONDITION	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
	Pulse duration	CLK high or low	6		7		7		no	
ιw	Puise duration	SH/ LD low	7.5		9		9		ns	
		SH/ LD high before CLK↑	5		6		6			
	Setup time	SER before CLK↑	5		6		6		no	
t _{su}	Setup time	CLK INH before CLK↑	5		5		5		ns	
		Data before SH/ LD ↑	7.5		8.5		8.5			
		SER data after CLK↑	0		0		0			
t _h	Hold time	Parallel data after SH/ ID ↑	0.5		0.5		0.5		ns	
		SH/ LD high after CLK↑	0		0		0			

Product Folder Links: SN74LV165A

6.8 Timing Requirements, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

	PARAMETER	TEST CONDITION	25°C		–40°C to	85°C	-40°C to 1	25°C	UNIT
	FARAMETER	TEST CONDITION	MIN	MAX	MIN	MAX	MIN	MAX	UNII
	Pulse duration	CLK high or low	4		4		4		ns
ι _w	Fuise duration	SH/ $\overline{\text{LD}}$ low	5		6		6		115
	SH/ LD high before CLK↑	4		4		4			
	Setup time	SER before CLK↑	4		4		4		ns
t _{su}	Setup time	CLK INH before CLK↑	3.5		3.5		3.5		115
		Data before SH/ LD↑	5		5		5		
		SER data after CLK↑	0.5		0.5		0.5		
t _h	Hold time	Parallel data after SH/ LD ↑	1	1 1 1		1		ns	
		SH/ LD high after CLK↑	0.5		0.5		0.5		

6.9 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V

over operating free-air temperature range (unless otherwise noted), (see Figure 7-1)

PARAMET	FROM	то	LOAD	25°C		-40°C to 85°C		-40°	UNIT		
ER	(INPUT) (OUTPUT	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX	
f			C _L = 15 pF	50	80		45		45		MHz
f _{max}			C _L = 50 pF	40	65		35		35		IVITZ
	CLK				12.2	19.8	1	22	1	22	
t _{pd}	SH/ LD	Q_H or \overline{Q}	C _L = 15 pF		13.1	21.5	1	23.5	1	23.5	ns
	Н				12.9	21.7	1	24	1	24	
	CLK				15.3	23.3	1	26	1	26	
t _{pd}	SH/ LD	Q_H or \overline{Q}	C _L = 50 pF		16.1	25.1	1	28	1	28	ns
	Н				15.9	25.3	1	28	1	28	

6.10 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over operating free-air temperature range (unless otherwise noted), (see Figure 7-1)

PARAMETER	FROM	то	LOAD	25°C			-40°	C to 85°C	-40°	C to 125°C	UNIT	
PANAMILILIX	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX	UNII	
f _{max}			C _L = 15 pF	65	115		55		55		- MHz	
			C _L = 50 pF	60	90		50		50		IVITIZ	
	CLK		C _L = 15 pF		8.6	15.4	1	18	1	18	8	
t _{pd}	SH/ LD	Q_H or \overline{Q}			9.1	15.8	1	18.5	1	18.5	ns	
	Н		۴.		8.9	14.1	1	16.5	1	16.5		
	CLK				10.9	14.9	1	16.9	1	16.9		
t _{pd}	SH/ LD	Q_H or \overline{Q}	C _L = 50	C _L = 50		11.3	19.3	1	22	1	22	ns
	Н		μ.		11.1	17.6	1	20	1	20		



6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (see Figure 7-1)

PARAMETER	FROM	то	LOAD	LOAD 25°C		-40°	C to 85°C	-40°	C to 125°C	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAP	MIN	TYP	MAX	MIN	TYP MAX	MIN	TYP MAX	UNIT	
f _{max}			C _L = 15 pF	110	165		90		90		- MHz	
			C _L = 50 pF	95	125		85		85		IVITIZ	
	CLK		C _L = 15	C _L = 15 pF		6	9.9	1	11.5	1	11.5	
t _{pd}	SH/ LD	Q_H or \overline{Q}				6	9.9	1	11.5	1	11.5	ns
	Н		μ.		6	9.9	1	10.5	1	10.5		
	CLK				7.7	11.9	1	13.5	1	13.5		
t _{pd}	SH/ LD	Q_H or \overline{Q}	$C_L = 50$	C _L = 50 pF		7.7	11.9	1	13.5	1	13.5	ns
	Н		۴'		7.6	11	1	12.5	1	12.5		

6.12 Timing Diagrams





Figure 6-1. Typical Shift, Load, and Inhibit Sequences

6.13 Operating Characteristics

 $T_A = 25^{\circ}C$


	PARAMETER	TEST CO	ONDITIONS	V _{CC}	TYP	UNIT
_	Dower dissination conscitance	C _L = 50 pF	f = 10 MHz	3.3 V	36.1	pF
Cpd	Power dissipation capacitance		1 – 10 WHZ	5 V	37.5	

6.14 Typical Characteristics





7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 3 \text{ ns}$.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview


The SN74LV165A device is a parallel-load, 8-bit shift registers designed for 2 V to 5.5 V V_{CC} operation.

When the device is clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the shift/load (SH/ \overline{LD}) input. The 'LV165A devices feature a clock-inhibit function and a complemented serial output, \overline{Q}_H .

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/ $\overline{\text{LD}}$ is held high and clock inhibit (CLK INH) is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH accomplishes clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/ $\overline{\text{LD}}$ is held high. The parallel inputs to the register are enabled while SH/ $\overline{\text{LD}}$ is held low, independently of the levels of CLK, CLK INH, or SER.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

8.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

8.3.3 Partial Power Down (I_{off})

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I_{off} specification in the *Electrical Characteristics* table.

8.3.4 Clamp Diode Structure

Figure 8-1 shows the inputs and outputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.4 Device Functional Modes

The Operating Mode Table and the Output Function Table list the functional modes of the SN74LV165A.

Table 8-1. Operating Mode Table

INPUTS ⁽¹⁾	FUNCTION									
SH/LD	CLK	CLK INH	FONCTION							
L	X	Х	Parallel load							
Н	Н	Х	No change							
Н	X	Н	No change							
Н	L	1	Shift ⁽²⁾							
Н	1	L	Shift ⁽²⁾							

- (1) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, ↑ = Low to High transition
- (2) Shift: Content of each internal register shifts towards serial output Q_H. Data at SER is shifted into the first register.

Table 8-2. Output Function Table

INTERNAL REG	ISTERS(1) (2)	OUTPUTS ⁽²⁾				
A — G	н	Q	Q			
Х	L	L	Н			
X	Н	Н	L			

- (1) Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
- (2) H = High Voltage Level, L = Low Voltage Level, X = Do Not Care

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV165A is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates minimize overshoot and undershoot on the outputs.

9.2 Typical Application




Figure 9-1. Input Expansion with Shift Registers

9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV165A plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV165A plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV165A can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV165A can drive a load with total resistance described by $R_L \ge V_O$ / I_O , with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV165A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k Ω resistor value is often used due to these factors.

The SN74LV165A has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

9.2.4 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV165A to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

9.2.5 Application Curve




Figure 9-2. Application Timing Diagram

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Section 6.1 section. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor and if there are multiple V_{CC} terminals then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC}, whichever makes more sense for the logic function or is more convenient.

9.4.2 Layout Example




Figure 9-3. Example Layout for the SN74LV165A in the PW Package

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LV165A	Click here	Click here	Click here	Click here	Click here	

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

6-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV165ABQBR	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 125	LV165A	
SN74LV165ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADRG3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ADRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV165A	Samples
SN74LV165APW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125	LV165A	
SN74LV165APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWRG3	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165APWT	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125	LV165A	
SN74LV165ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples
SN74LV165ARGYRG4	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV165A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 6-Sep-2024

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV165A:

Automotive: SN74LV165A-Q1

Enhanced Product: SN74LV165A-EP

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

Enhanced Product - Supports Defense, Aerospace and Medical Applications



www.ti.com 5-Nov-2024


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV165ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LV165ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV165ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV165ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV165ANSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV165APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWRG3	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74LV165APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV165ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 5-Nov-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV165ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LV165ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV165ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV165ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LV165ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LV165ADRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV165ADRG4	SOIC	D	16	2500	353.0	353.0	32.0
SN74LV165ADRG4	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV165ANSR	SO	NS	16	2000	356.0	356.0	35.0
SN74LV165APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV165APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74LV165APWRG3	TSSOP	PW	16	2000	366.0	364.0	50.0
SN74LV165APWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV165APWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV165ARGYR	VQFN	RGY	16	3000	360.0	360.0	36.0



SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated