# **Dual Monostable Multivibrator**

The MC14528B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an output pulse over a wide range of widths, the duration of which is determined by the external timing components,  $C_{\rm X}$  and  $R_{\rm X}$ .

#### **Features**

- Separate Reset Available
- Diode Protection on All Inputs
- Triggerable from Leading or Trailing Edge Pulse
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- This part should only be used in new designs where the pulse width is  $<10\,\mu s$

Note: For designs requiring a pulse width  $> 10 \mu s$ , please see MC14538, which is pin–for–pin compatible

- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb–Free and is RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Rating	Symbol	Value	Unit
DC Supply Voltage Range	$V_{DD}$	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V <sub>in</sub> , V <sub>out</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Input or Output Current (DC or Transient) per Pin	I <sub>in</sub> , I <sub>out</sub>	±10	mA
Power Dissipation, per Package (Note 1)	P <sub>D</sub>	500	mW
Ambient Temperature Range	T <sub>A</sub>	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Lead Temperature (8–Second Soldering)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



#### ON Semiconductor®

http://onsemi.com



SOIC-16 D SUFFIX CASE 751B

#### **PIN ASSIGNMENT**

V <sub>SS</sub> [	1●	16	$V_{DD}$
C <sub>X</sub> 1/R <sub>X</sub> 1	2	15	$V_{SS}$
RESET 1	3	14	$C_X 2/R_X 2$
A1 [	4	13	RESET 2
B1 [	5	12	A2
Q1 [	6	11 🛭	B2
Q1 [	7	10	Q2
V <sub>SS</sub> [	8	9	Q2

#### MARKING DIAGRAM




A = Assembly Location
 WL = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G = Pb-Free Package

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

# **ONE-SHOT SELECTION GUIDE**



\*LIMITED OPERATING VOLTAGE (2-6 V)


TOTAL OUTPUT PULSE WIDTH RANGE 

RECOMMENDED PULSE WIDTH RANGE 

★

★

# **BLOCK DIAGRAM**



$$\begin{split} &V_{DD} = PIN\ 16 \\ &V_{SS} = PIN\ 1,\ PIN\ 8,\ PIN\ 15 \\ &R_X\ AND\ C_X\ ARE\ EXTERNAL\ COMPONENTS \end{split}$$

#### **FUNCTION TABLE**

	Inputs	Out	puts	
Reset	Α	В	Q	Q
H H	√ L	H ~	<u>Г</u>	л Л
H H				iggered iggered
H H	L, H, <i>\</i> _ L	H L, H, <i>-</i> ∕⁻		iggered iggered
	X X	X X	L Not Tr	H iggered

# **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

			- 5	5°C		25°C		12	5°C	
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Lev V <sub>in</sub> = V <sub>DD</sub> or 0	el V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
"1" Level V <sub>in</sub> = 0 or V <sub>DD</sub>	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Lev (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	el V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1" Lev $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	el V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
$\begin{array}{ll} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \text{ Vdc}) & \text{Sour} \\ (\text{V}_{\text{OH}} = 4.6 \text{ Vdc}) & \\ (\text{V}_{\text{OH}} = 9.5 \text{ Vdc}) & \\ (\text{V}_{\text{OH}} = 13.5 \text{ Vdc}) & \end{array}$	e I <sub>OH</sub>	5.0 5.0 10 15	-1.2 -0.64 -1.6 -4.2	- - -	-1.0 -0.51 -1.3 -3.4	-1.7 -0.88 -2.25 -8.8	- - -	-0.7 -0.36 -0.9 -2.4	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Si $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	l <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	l <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	-	-	_	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current at an extern load Capacitance ( $C_L$ ) and at external timing capacitance ( $C_X$ ), us the formula. (Note 3)	l <del>-</del>	-	wher	e: I <sub>T</sub> in μΑ	R <sub>X</sub> C <sub>3</sub> per circu	$C_L + 0.36C_X$ $\chi(V_{DD}^{-2})^2f] \times V_{DD}$ $C_L$ and $C_L$ $C_L$ in kHz is inc	: 10 <sup>–3</sup> C <sub>X</sub> in pF, R	R <sub>X</sub> in mego	ohms,	μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics for the listed test conditions, unless otherwise in performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3. The formulas given are for the typical characteristics only at 25°C.

# SWITCHING CHARACTERISTICS ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ ) (Note 4)

Characteristic	Symbol	<b>C</b> <sub>X</sub> pF	$\mathbf{R}_{\mathbf{X}}$ kΩ	V <sub>DD</sub> Vdc	Min	Typ (Note 5)	Max	Unit
Output Rise and Fall Time $t_{TLH}$ , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t <sub>TLH</sub> , t <sub>THL</sub>	-	-	5.0 10 15	- - -	100 50 40	200 100 80	ns
Turn–Off, Turn–On Delay Time — A or B to Q or $\overline{Q}$ t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7 ns/pF) C <sub>L</sub> + 240 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 87 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.5 ns/pF) C <sub>L</sub> + 65 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	15	5.0	5.0 10 15	- - -	325 120 90	650 240 180	ns
Turn–Off, Turn–On Delay Time — A or B to Q or $\overline{Q}$ t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7 ns/pF) C <sub>L</sub> + 620 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 257 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.5 ns/pF) C <sub>L</sub> + 185 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	1000	10	5.0 10 15	- - -	705 290 210	- - -	ns
Input Pulse Width — A or B	t <sub>WH</sub>	15	5.0	5.0 10 15	150 75 55	70 30 30	1 1 1	ns
	t <sub>WL</sub>	1000	10	5.0 10 15	- - -	70 30 30	- - -	ns
Output Pulse Width — Q or $\overline{Q}$ (For $C_X$ < 0.01 $\mu$ F use graph for appropriate $V_{DD}$ level.)	t <sub>W</sub>	15	5.0	5.0 10 15	- - -	550 350 300	- - -	ns
Output Pulse Width — Q or $\overline{Q}$ (For $C_X > 0.01 \mu F$ use formula: $t_W = 0.2 R_X C_X Ln [V_{DD} - V_{SS}]$ ) (Note 6)	t <sub>W</sub>	10,000	10	5.0 10 15	15 10 15	30 50 55	45 90 95	μS
Pulse Width Match between Circuits in the same package	t1 – t2	10,000	10	5.0 10 15	- - -	6.0 8.0 8.0	25 35 35	%
Reset Propagation Delay — Reset to Q or Q	t <sub>PLH</sub> , t <sub>PHL</sub>	15	5.0	5.0 10 15	- - -	325 90 60	600 225 170	ns
		1000	10	5.0 10 15	- - -	1000 300 250	- - -	ns
Retrigger Time	t <sub>rr</sub>	15	5.0	5.0 10 15	0 0 0	- - -		ns
		1000	10	5.0 10 15	0 0 0	- - -	- - -	ns
External Timing Resistance	R <sub>X</sub>	_	-	_	5.0	_	1000	kΩ
External Timing Capacitance	C <sub>X</sub>	_	_	_	No	Limits (Note	e 7)	μF


The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 If C<sub>X</sub> > 15 μF, Use Discharge Protection Diode D<sub>X</sub>, per Figure 9.
 R<sub>X</sub>is in Ω, C<sub>X</sub> is in farads, V<sub>DD</sub> and V<sub>SS</sub> in volts, PW<sub>out</sub> in seconds.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14528BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14528BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLV14528BDR2G*	SOIC-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



**Figure 1. Output Source Current Test Circuit** 




Figure 2. Output Sink Current Test Circuit





Figure 3. Power Dissipation Test Circuit and Waveforms



# **INPUT CONNECTIONS**

Characteristics	Reset	Α	В
$t_{PLH},t_{PHL},t_{TLH},t_{THL},t_{W}$	$V_{DD}$	PG1	$V_{DD}$
$t_{PLH},t_{PHL},t_{TLH},t_{THL},t_{W}$	$V_{DD}$	V <sub>SS</sub>	PG2
$t_{PLH(R)}, t_{PHL(R)}, t_{W}$	PG3	PG1	PG2

\*Includes capacitance of probes, wiring, and fixture parasitic.

NOTE: AC test waveforms for PG1, PG2, and PG3 on next page.




Figure 4. AC Test Circuit




Figure 5. AC Test Waveforms




Figure 6. Pulse Width versus C<sub>X</sub>

# **TYPICAL APPLICATIONS**




Figure 7. Retriggerable Monostables Circuitry

 $V_{DD}$ 

TRIGGER




Figure 9. Use of a Diode to Limit Power Down Current Surge




Figure 8. Non-Retriggerable Monostables Circuitry




Figure 10. Connection of Unused Sections







#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


**DATE 18 OCT 2024** 

#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS						
DIM	MIN	NOM	MAX			
А	1.35	1.55	1.75			
A1	0.10	0.18	0.25			
A2	1.25	1.37	1.50			
b	0.35	0.42	0.49			
С	0.19	0.22	0.25			
D		9.90 BSC				
E	6.00 BSC					
E1	3.90 BSC					
е	1.27 BSC					
h	0.25		0.50			
L	0.40	0.83	1.25			
L1		1.05 REF				
Θ	0.		7.			
TOLERAN	CE OF FO	RM AND	POSITION			
aaa	0.10					
bbb	0.20					
ccc	0.10					
ddd		0.25	·			
eee		0.10				



#### RECOMMENDED MOUNTING FOOTPRINT

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2		


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# **SOIC-16 9.90x3.90x1.37 1.27P** CASE 751B

ISSUE M

**DATE 18 OCT 2024** 

# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		
5.	DRAIN, #3	5.		5.	COMMON DRAIN (OUTPUT)		
6.	DRAIN, #3	6.		6.	COMMON DRAIN (OUTPUT)		
7.	DRAIN, #4		CATHODE	7.	COMMON DRAIN (OUTPUT)		
8.	DRAIN, #4		CATHODE	8.	SOURCE P-CH		
9.	GATE, #4		ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4	10	ANODE	10.	COMMON DRAIN (OUTPUT)		
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT)		
12.	GATE, #3 SOURCE, #3	11. 12.	ANODE ANODE	11. 12.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
12. 13.	GATE, #3 SOURCE, #3 GATE, #2	11. 12. 13.	ANODE ANODE ANODE	11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
12. 13. 14.	GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2	11. 12. 13. 14.	ANODE ANODE ANODE ANODE	11. 12. 13. 14.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		
12. 13. 14. 15.	GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1	11. 12. 13. 14. 15.	ANODE ANODE ANODE ANODE ANODE	11. 12. 13. 14. 15.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
12. 13. 14.	GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2	11. 12. 13. 14.	ANODE ANODE ANODE ANODE	11. 12. 13. 14.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 2 OF 2		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales