# 74LVT16373 • 74LVTH16373 Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs

## **General Description**

### **Features**

- Input and output interface capability to systems at  $5V V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused in (74LVTH16373), also available without bushold ture (. 'VT16373)
- Live insertion/extraction r \_\_\_\_\_\_\_
- Power Up/Power Dow. high ...pec
- glitch-free bus loao.
- Outputs sour /sink -?m. 54 m/s
- Functiona. col atible with the 74 series 16373
- Lato Tel manue excepde 500 mA L Dp forma...................... Hui n-L dy mcae! > 2000V Machine medici > 200V
  - Jharged-device model > 1000V
- Also packaged in plastic Fine-Pitch Ball Grid Array FBGA) (Frelin inary)


## **Ordering Code**


FAIRCHILD SEMICONDUCTOR IM	June 2005 Revised August 2024
74LVT16373 • 74LVTI Low Voltage 16-Bit T with 3-STATE Output	73 parent Latch
General Description	Features
The LVT16373 and LVTH16373 contain sixting latches with 3-STATE outputs and is imoriented applications. The device is byte of flip-flops appear transparent to the data we Enable (LE) is HIGH. When LE is LOW, the of the setup time is latched. Data appears on the Output Enable (OE) is LOW. When OE outputs are in a high impedance state. The LVTH16373 data inputs include bushed the need for external pull-up resistors to inputs. These latches are designed for low-voltage applications, but with the capability to provid face to a 5V environment. The LVT16373 are fabricated with an advanced BiCMOS achieve high speed operation similar to a maintaining a low power dissipation.	SV V <sub>CC</sub> Bushold data inputs eliminate the need for external pull-up resistors to hold unused in (74LVTH16373), also available without bushold in ture (r. 'LVT16373)     Live insertion/extraction mainted.     Power Up/Power Dow high impeduate provides.     glitch-free bus load.     Outputs sourch 'sink - ? m. out mich     Functional contratibility with the 74 series 16373     Late.     VCC     Late.     Late.
(Note 1)     (Preuminary)     [TAL       74LVT16     3MEA     MS48A     49-1       (Note 2)     74LVT16373Mr1D     MTD48     48-4       (Note 2)     74LVT16373GX     BGA54A     54-F       (Note 1)     (Preliminary)     [TAL       74LVTH16373GX     BGA54A     54-F       (Note 1)     (Preliminary)     [TAL       74LVTH16373MEA     MS48A     48-F       (Note 2)     74LV1H16373MEA     MS48A	Northold Stress   Hur n-b dy model > 2000V     Wite   Machine moost > 200V     Understand   Stress     Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Frelin inary)     Package Description     Fitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide     EEL]     Also package (SSOP), JEDEC MO-118, 0.300" Wide     Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide     EEL]     Also package (SSOP), JEDEC MO-153, 6.1mm Wide     Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide     Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide     EEL]     all Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16373MTD MTD48 48-I   (Note 2) Vote 1: BGA package available in Tape and Reel only.	all Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Reel only.

Note 2: Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## Logic Symbol





6

 $I_0$ 

l2

J\_

 $I_6$ 

 $I_8$ 

 $I_{10}$ 

I<sub>12</sub>

I<sub>14</sub>

 $I_{15}$ 


## **Functional Description**

The LVT16373 and LVTH16373 contain sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the  $\mathrm{D}_{\mathrm{n}}$  enters the latches. In this condition the latches are transparent, i.e, a latch output will change states each time its D input changes. When  $LE_n$  is LOW,

## **Logic Diagrams**

the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LEn. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{\text{OE}}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

74LVT16373 • 74LVTH16373



Symbol	Parameter	Value	Conditions	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	v
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
I <sub>O</sub>	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State	
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

## **Recommended Operating Conditions**

Symbol	Parameter	i .in	Max	Units
V <sub>CC</sub>	Supply Voltage	27	3.6	V
VI	Input Voltage	0	5.5	V
I <sub>ОН</sub>	HIGH Level Output Current	24	-32	mA
l <sub>OL</sub>	LOW Level Output Current		64	mA
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$ , $V_{CC} = \sqrt{V}$		10	ns/V

alues from which damage to the flevice may or dot. Exposure to subsecondition Functional oper, won under a solute maximum valued conditions is not implied. beyond those indicated may adversely affect device relia Note 4: I<sub>O</sub> Absolute Maximum Rating must be ob-٦d.

# DC Electrical Charac vristi s

			$\mathcal{N}$				1
Symbol	vrameti	SE	V <sub>CI</sub> .	$T_A = 40\%$ Min	G to +85°C Max	Units	Conditions
VIK	Inr + Ci Voltage	XY'	$\frac{(1)}{2.7}$	Pan	–1.2	V	I <sub>I</sub> = -18 mA
VIH	Inpu 'IGH Volte	$\rightarrow$	2.7-3.8	2.0		V	V <sub>O</sub> ≤ 0.1V or
VIL	h. Tt L V Vonage		2.7-3.6		0.8	V	$V_{O} \ge V_{CC} - 0.1V$
V <sub>OH</sub>	Ou Jt HiGH Voltage	5	2.7-3.6	V <sub>CC</sub> - 0.2			I <sub>OH</sub> = -100 μA
		250	2.7	2.4		V	I <sub>OH</sub> = -8 mA
	CUP DLL	1.5V	3.0	2.0			$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	Cutput LOW Voltage		2.7		0.2		I <sub>OL</sub> = 100 μA
C	195		2.7		0.5		$I_{OL} = 24 \text{ mA}$
12	QL.		3.0		0.4	V	$I_{OL} = 16 \text{ mA}$
<i>K.</i> .			3.0		0.5		$I_{OL} = 32 \text{ mA}$
			3.0		0.55		$I_{OL} = 64 \text{ mA}$
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	75		μΑ	$V_I = 0.8V$
(Note 5)			5.0	-75			$V_I = 2.0V$
I <sub>I(OD)</sub>	Bushold Input Over-Drive		3.0	500		μA	(Note 6)
(Note 5)	Current to Change State		0.0	-500		çı, i	(Note 7)
l <sub>l</sub>	Input Current		3.6		10		$V_I = 5.5V$
		Control Pins	3.6		±1	μA	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5		$V_I = 0V$
					1		$V_I = V_{CC}$
I <sub>OFF</sub>	Power Off Leakage Current		0		±100	μA	$0V \le V_I \text{ or } V_O \le 5.5V$
I <sub>PU/PD</sub>	Power Up/Down 3-STATE		0–1.5V		±100	μA	$V_{O} = 0.5V$ to 3.0V
	Output Current					•	$V_I = GND \text{ or } V_{CC}$
I <sub>OZL</sub>	3-STATE Output Leakage Curre		3.6		-5	μA	$V_{O} = 0.5V$
I <sub>OZH</sub>	3-STATE Output Leakage Curre		3.6		5	μA	$V_{O} = 3.0V$
I <sub>OZH</sub> +	3-STATE Output Leakage Curre	nt	3.6		10	μA	$V_{CC} < V_O \leq 5.5 V$

## DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>cc</sub>	T $_A = -40$ °C to $+85$ °C		Units	Conditions
		(V)	Min	Max	Units	Conditions
I <sub>CCH</sub>	Power Supply Current	3.6		0.19	mA	Outputs HIGH
I <sub>CCL</sub>	Power Supply Current	3.6		5	mA	Outputs LOW
I <sub>CCZ</sub>	Power Supply Current	3.6		0.19	mA	Outputs Disabled
I <sub>CCZ<sup>+</sup></sub>	Power Supply Current	3.6		0.19	mA	$V_{CC} \leq V_O \leq 5.5 \text{V},$
						Outputs Disabled
Δl <sub>CC</sub>	Increase in Power Supply Current	3.6		0.2	mA	One Input at V <sub>CC</sub> – 0.6V
	(Note 8)					Other Inputs at V <sub>CC</sub> or GND

Note 5: Applies to bushold versions only (74LVTH16373).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

## Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	V <sub>CC</sub>	$V_{CC}$ $T_A = 25 °C$					
		(V)	Min	Тур	Ma	its (	$\mathbf{C}_{\mathbf{L}}$ = 50 pF, $\mathbf{R}_{\mathbf{L}}$ = 500 $\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8			(Note 10)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 10)	
	rracterized in SSOP package. Guaranteed para ax number of outputs defined as (n). n-1 data i			out l'ertes	eld LC'w.	05	m m	
AC EI	ectrical Characteristic	s			¿D`	ns	ATION	


		T_ =	-40°C to -05°C,	. C. = (10pF, R. = 1	5030		
Symbol	Parameter						
		Mir.	Ma	Min	Max		
t <sub>PHL</sub>	Propagation Delay	1.5	3.9	1.5	4.3	ns	
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>	1.5	3.8	1.5	4.2	115	
t <sub>PHL</sub>	Propagati . Dulay	1.9	A.2	1.9	4.4	ns	
t <sub>PLH</sub>	LE+ On	1.6	4.3	1.6	4.8	115	
t <sub>PZL</sub>	Outpu Fnablo Tim	1.3	4.3	1.3	4.9		
t <sub>PZH</sub>	I Share	10	4.3	1.0	5.1	ns	
t <sub>PLZ</sub>	Outi Disable Time	1.5	4.7	1.5	4.8	ns	
t <sub>PHZ</sub>		2.0	5.0	2.0	5.4	115	
t <sub>S</sub>	Setup Time, Dn to LE	1.0	í	0.8		ns	
t <sub>H</sub>	Holu Time, D <sub>n</sub> to LE	1.0	í ,	1.1		ns	
t <sub>w</sub>	LE Pulse Width	3.0	í ,	3.0		ns	
t <sub>OSHL</sub>	Output to Output Skow (Note 11)	ĺ	1.0		1.0	20	
t <sub>OSLH</sub>		1	1.0	1	1.0	ns	


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


## Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units	
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	4	pF	
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V, V_O = 0V \text{ or } V_{CC}$	8	pF	

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.







Berterent Bingtaren Bingt ON Semiconductor and we trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC