

# Octal Transparent Latch with 3-State Outputs

## MC74AC373, MC74ACT373

The MC74AC373/74ACT373 consists of eight latches with 3–state outputs for bus organized system applications. The flip–flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is LOW. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state.

#### **Features**

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- 'ACT373 Has TTL Compatible Inputs
- These are Pb-Free Devices




Figure 1. Pinout: 20-Lead Packages Conductors
(Top View)




Figure 2. Logic Symbol


### **PIN ASSIGNMENT**

PIN	FUNCTION
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
ŌĒ	Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	3-State Latch Outputs

1


### MARKING DIAGRAMS







TSSOP-20 DT SUFFIX CASE 948E



XXXXXX = Specific Device Code A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

#### **TRUTH TABLE**

	Outputs		
ŌĒ	LE	D <sub>n</sub>	On
Н	Х	Χ	Z
L	Н	L	L
L	Н	Н	Н
L	L	X	$O_0$

H = HIGH Voltage Level

L = LOW Voltage Level


Z = High Impedance

X = Immaterial

O<sub>0</sub> = Previous O<sub>0</sub> before LOW-to-HIGH Transition of Clock

### **FUNCTIONAL DESCRIPTION**

The MC74AC373/74ACT373 contains eight D-type latches with 3-state standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable ( $\overline{\rm OE}$ ) input. When  $\overline{\rm OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{\rm OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

#### **MAXIMUM RATINGS**

Symbol	Paramet	er	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		-0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)		-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND) (No	ote 1)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	DC Input Diode Current		±20	mA
I <sub>OK</sub>	DC Output Diode Current		±50	mA
I <sub>OUT</sub>	DC Output Sink/Source Current		±50	mA
I <sub>CC</sub>	DC Supply Current, per Output Pin		±50	mA
I <sub>GND</sub>	DC Ground Current, per Output Pin	±100	mA	
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C	
$T_L$	Lead temperature, 1 mm from Case for 10 Se	econds	260	°C
TJ	Junction Temperature Under Bias		140	°C
θЈА	Thermal Resistance (Note 2)	SOIC TSSOP	96 150	°C/W
MSL	Moisture Sensitivity	SOIC TSSOP	Level 3 Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% - 35%	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 3) Charged Device Model (Note 4)	> 2000 > 1000	V
I <sub>Latchup</sub>	Latchup Performance Above	V <sub>CC</sub> and Below GND at 85°C (Note 5)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- IouT absolute maximum rating must be observed.
- The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. Tested to EIA/JESD22-A114-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
V	County Vallage	'AC	2.0	5.0	6.0	\/
V <sub>CC</sub>	Supply Voltage	'ACT	4.5	5.0	5.5	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Ref. to GND)		0	-	V <sub>CC</sub>	V
		V <sub>CC</sub> @ 3.0 V	_	150	-	ns/V
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Note 6)  'AC Devices except Schmitt Inputs	V <sub>CC</sub> @ 4.5 V	_	40	_	
	The Borlood Groupt Collinia Impaid	V <sub>CC</sub> @ 5.5 V	_	25	_	
	Input Rise and Fall Time (Note 7)	V <sub>CC</sub> @ 4.5 V	_	10	_	no \ /
t <sub>r</sub> , t <sub>f</sub>	'ACT Devices except Schmitt Inputs	V <sub>CC</sub> @ 5.5 V	_	8.0	_	ns/V
T <sub>A</sub>	Operating Ambient Temperature Range	-40	25	85	°C	
I <sub>OH</sub>	Output Current – High			_	-24	mA
I <sub>OL</sub>	Output Current – Low			-	24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. V<sub>IN</sub> from 30% to 70% V<sub>CC</sub>; see individual Data Sheets for devices that differ from the typical input rise and fall times.

- 7. V<sub>IN</sub> from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

### **DC CHARACTERISTICS**

			74	AC	74AC		
Symbol	Parameter	V <sub>CC</sub> (V)	<b>T</b> <sub>A</sub> = 4	+25°C	T <sub>A</sub> = -40°C to +85°C	Unit	Conditions
			Тур	Gua	ranteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	٧	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	٧	I <sub>OUT</sub> = -50 μA
		3.0 4.5 5.5	- - -	2.56 3.86 4.86	2.46 3.76 4.76	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> -12 mA I <sub>OH</sub> -24 mA -24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	<b>V</b>	Ι <sub>ΟUT</sub> = 50 μΑ
		3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44	٧	$^*V_{IN} = V_{IL}$ or $V_{IH}$ 12 mA $I_{OL}$ 24 mA 24 mA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_I = V_{CC}$ , GND
I <sub>OZ</sub>	Maximum 3-State Current	5.5	-	±0.5	±5.0	μΑ	$\begin{aligned} &V_{I}\left(OE\right)=V_{IL},V_{IH}\\ &V_{I}=V_{CC},GND\\ &V_{O}=V_{CC},GND \end{aligned}$
l <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5	-	_	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>		5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

\*All outputs loaded; thresholds on input associated with output under test.

NOTE:  $I_{IN}$  and  $I_{CC}$  @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V  $V_{CC}$ .

<sup>†</sup>Maximum test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms – See AND8277/D at www.onsemi.com)

				74AC		74	AC		
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.3 5.0	1.5 1.5	10 7.0	13.5 9.5	1.5 1.5	15 10.5	ns	3–5
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.3 5.0	1.5 1.5	9.5 7.0	13 9.5	1.5 1.5	14.5 10.5	ns	3–5
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	3.3 5.0	1.5 1.5	10 7.5	13.5 9.5	1.5 1.5	15 10.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	3.3 5.0	1.5 1.5	9.5 7.0	12.5 9.5	1.5 1.5	14 10.5	ns	3–6
t <sub>PZH</sub>	Output Enable Time	3.3 5.0	1.5 1.5	9.0 7.0	11.5 8.5	1.0 1.0	13 9.5	ns	3–7
t <sub>PZL</sub>	Output Enable Time	3.3 5.0	1.5 1.5	8.5 6.5	11.5 8.5	1.0 1.0	13 9.5	ns	3–8
t <sub>PHZ</sub>	Output Disable Time	3.3 5.0	1.5 1.5	10 8.0	12.5 11	1.0 1.0	14.5 12.5	ns	3–7
t <sub>PLZ</sub>	Output Disable Time	3.3 5.0	1.5 1.5	8.0 6.5	11.5 8.5	1.0 1.0	12.5 10	ns	3–8

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

### **AC OPERATING REQUIREMENTS**

			74AC		74AC		
Symbol	Parameter	V <sub>CC</sub> *			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Unit	Fig. No.
			Тур	Guaran	teed Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to LE	3.3 5.0	3.5 2.0	5.5 4.0	6.0 4.5	ns	3–9
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	3.3 5.0	-3.0 -1.5	1.0 1.0	1.0 1.0	ns	3–9
t <sub>w</sub>	LE Pulse Width, HIGH	3.3 5.0	4.0 2.0	5.5 4.0	6.0 4.5	ns	3–6

<sup>\*</sup>Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

### **DC CHARACTERISTICS**

			74	CT	74ACT		
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Unit	Conditions
			Тур	Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		4.5 5.5	_ _	3.86 4.86	3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24 \text{ mA}$ $-24 \text{ mA}$
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA
		4.5 5.5	- -	0.36 0.36	0.44 0.44	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ $24 \text{ mA}$ $I_{OL} \qquad 24 \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	_	±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	5.5	0.6	_	1.5	mA	V <sub>I</sub> = V <sub>CC</sub> - 2.1 V
l <sub>OZ</sub>	Maximum 3-State Current	5.5	-	±0.5	±5.0	μΑ	$\begin{aligned} &V_{I}\left(OE\right)=V_{IL},V_{IH}\\ &V_{I}=V_{CC},GND\\ &V_{O}=V_{CC},GND \end{aligned}$
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>	Output Current	5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

<sup>\*</sup>All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

### AC CHARACTERISTICS (For Figures and Waveforms – See AND8277/D at www.onsemi.com)

				74ACT		74	ACT		
Symbol	Parameter	V <sub>CC</sub> * T <sub>A</sub> = +25°C (V) C <sub>L</sub> = 50 pF				Unit	Fig. No.		
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	2.5	8.5	10	1.5	11.5	ns	3–5
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	5.0	2.0	8.0	10	1.5	11.5	ns	3–5
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	2.5	8.5	11	2.0	11.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	2.0	8.0	10	1.5	11.5	ns	3–6
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	8.0	9.5	1.5	10.5	ns	3–7
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	7.5	9.0	1.5	10.5	ns	3–8
t <sub>PHZ</sub>	Output Disable Time	5.0	2.5	9.0	11	2.5	12.5	ns	3–7
t <sub>PLZ</sub>	Output Disable Time	5.0	1.5	7.5	8.5	1.0	10	ns	3–8

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V ±0.5 V.

### AC OPERATING REQUIREMENTS (For Figures and Waveforms – See AND8277/D at www.onsemi.com)

				74ACT	74ACT				
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF Typ Guaranteed		C <sub>1</sub> = +25 C to +85°C		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Unit	Fig. No.
					d Minimum				
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to LE	5.0	3.0	7.0	8.0	ns	3–9		
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	5.0	0	0	1.0	ns	3–9		
t <sub>w</sub>	LE Pulse Width, HIGH	5.0	2.0	7.0	8.0	ns	3–6		

<sup>\*</sup>Voltage Range 5.0 V is 5.0 V ±0.5 V.

### **CAPACITANCE**

Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance		pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	40	pF	V <sub>CC</sub> = 5.0 V

### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
MC74AC373DWG	AC373	SOIC-20	38 Units / Rail
MC74AC373DWR2G	AC373	SOIC-20	1000 / Tape & Reel
MC74ACT373DWG	ACT373	SOIC-20	38 Units / Rail
MC74ACT373DWR2G	ACT373	SOIC-20	1000 / Tape & Reel
MC74AC373DTR2G	AC 373	TSSOP-20	2500 / Tape & Reel
MC74ACT373DTR2G	ACT 373	TSSOP-20	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






SOIC-20 WB CASE 751D-05 **ISSUE H** 

**DATE 22 APR 2015** 


### SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
b	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
E	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0°	7 °	

### **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





TSSOP-20 WB

#### **DATE 17 FEB 2016**

#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
  DIMENSION AT MAXIMUM MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252	BSC
М	0°	8°	0°	8°

### **RECOMMENDED SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **GENERIC MARKING DIAGRAM\***



= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales