


Data sheet acquired from Harris Semiconductor SCHS090C – Revised October 2003

CD4572UB Types



CMOS Hex Gate


Four Inverters, One 2-Input NOR Gate, One 2-Input NAND Gate

Features:


- Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter
- Pin 15 NAND input positioned adjacent to V_{DD} for easy use of gate as an inverter
- Standard symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

■CD4572UB Hex Gate provides the system designer with direct implementation of inverter, NAND, and NOR functions and supplements the existing family of CMOS gates.

The CD4572UB devices meet all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."



The CD4572UB types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



TERMINAL ASSIGNMENT




Fig. 1 - Schematic diagram of one of four identical inverters.




Fig. 2 - Schematic diagram for the 2-input NOR gate.




Fig. 3 - Schematic diagram for the 2-input NAND gate.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

Voltages referenced to VSS Terminal)

-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS

-0.5V to VDD +0.5V

DC INPUT CURRENT, ANY ONE INPUT

+10mA

POWER DISSIPATION PER PACKAGE (PD):

For TA = -55°C to +100°C

FOR TA = +100°C to +125°C

Device DISSIPATION PER OUTPUT TRANSISTOR

FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

OPERATING-TEMPERATURE RANGE (Ta)

STORAGE TEMPERATURE RANGE (Tstg)

-65°C to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max

+265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

ු වන මාතුව දුන්වැන්නට වෙනවා. එම අද මෙනවා. විසිට් අනුවනට මා වෙනවා තොල් එන එවා මේ දැන්වැන්වට වේ එම් වෙන සම්බන්ධ 2008 විසිට මේ විසිට මෙන වී මට එකෙන වෙනතුවෙනට මිනිව මේ වෙනවා මේ 30 වන මට වෙනවා මා ශ්රී එක් වෙනවා ව වෙන්වෙනුවෙන සම්බන්ධ වෙනවා වෙනස් වෙනවා මණුවෙන්නේ නම් විසිට් මේ වෙනවා මේ දැන්වෙනවා මෙනවා වෙන සම්බන්ධ මේ වෙනවා ම

CHARACTERISTIC	LIN	UNITS	
CHARACTERISTIC	Min.	Max.	ONTS
Supply-Voltage Range (For T _A =Full Package-Temperature Range)	3	18	V

STATIC ELECTRICAL CHARACTERISTICS

	CONDITIONS				,*,						
CHARACTERISTIC	V _O (V)	(A) AIM ≝∂##	V _{DD}	LIN	MITS AT	INDICA	TED TEI	//PERAT	+25	C)	UNITS
	`	` ,	` ´	-55	-40	+85	+125	Min.	Тур.	Max.	
	T — 1	0, 5	5	0.25	0.25	7.5	7.5	_	0.01	0.25	
Quiescent Device	-	0, 10	10	0.5	0.5	15	15		0.01	0.5	μΑ
Current, IDD Max.	_	0, 15	15	1	1	30	30	_	0.01	1	
	_	0, 20	20	5	5	150	150	_	0.02	5	
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1,	_	
(Sink) Current	0.5	0, 10	10	1:6	1.5	1,1	0.9	1.3	2.6		
IoL Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	. —	
Output High	4.6	0, 5	5	-0:64	-0.61	-0.42	-0.36	-0.51	-1	_	- mA
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	1	!"'`
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
I _{OH} Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:	-	0, 5	5		0.0	05			0	0.05	
Low-Level,		0, 10	10		0.0	05		_	0	0.05	
Vol Max.		0, 15	15		0.0	05			0	0.05	
Output Voltage:	_	0, 5	5		4.9	95		4.95	5		5
High-Level,		0, 10	10		9.9	95		9.95	10	_	
V _{OH} Min.		0, 15	15		14.	.95		14.95	15		V
Input Low	0.5, 4.5		5			İ		_		1	ľ
Voltage,	1, 9	-	10		2	2		_	_	2	
VIL Max.	1.5, 13.5	_	15		2	5		<u> </u>		2.5	
Input High	0.5, 4.5	_	5			1		4		_	
Voltage,	1, 9		10	8				8			
V _{IH} Min.	1.5, 13.5		15	12.5				12.5		_	
Input Current, I _{IN} Max.	_	0, 18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C, Input t_r, t_f =20 ns, CL=50 pF, RL=200 K Ω

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		UNITS					
	STMBUL	V _{DD} (V)	Min.	Тур.	Max.	UNITS			
		5		100	200				
Propagation Delay Time	t _{PHL} , t _{PLH}	10		55	110				
		15		40	85				
		5		100	200	- ns			
Transition Time	tthe, tteh	t _{THL} , t _{TLH}	t _{THL} , t _{TLH}	t _{THL} , t _{TLH}	10	-	50	100	
		15	1 –	40	80				
Input Capacitance	Cin	Any Input	-	10	15	pF			




Fig. 4 - Typical output low (sink) current characteristics.




Fig. 6 - Typical output high (source) current characteristics.




Fig. 8 - Minimum and maximum inverter voltage transfer characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.




Fig. 7 - Minimum output high (source) current characteristics.




Fig. 9 - Typical inverter voltage transfer characteristics as a function of temperature.




Fig. 10 - Typical inverter current and voltage transfer characteristics.




Fig. 12 - Typical transition time vs. load capacitance.




Fig. 14 - Typical dynamic power dissipation vs. frequency.




Fig. 16 - Quiescent device current test circuit.




Fig. 17 - Noise immunity test circuit.




Fig. 11 - Typical propagation delay time as a function of load capacitance.




Fig. 13 - Typical propagation delay time vs. supply voltage.




Fig. 15 - Variation of normalized propagation delay time (term and term) with supply voltage.




Fig. 18 - Input leakage current test circuit.





Fig. 19 - Transition times and propagation delay times, combination logic.



excession of the state of the **Dimensions and pad layout for CD4572UBH.** காக்கியத்திர் மண்ணி<mark>ரும்மாகத்</mark> வண்ணை

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10°3 inch). www.ti.com 2-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4572UBE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4572UBE	Samples
CD4572UBEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4572UBE	Samples
CD4572UBM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4572UBM	Samples
CD4572UBNSR	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4572UB	Samples
CD4572UBPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM572UB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4572UBNSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4572UBPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 7-Dec-2024




*All dimensions are nominal

Device	Package Type	e Package Drawing Pins S		SPQ	Length (mm)	Width (mm)	Height (mm)
CD4572UBNSR	SOP	NS	16	2000	356.0	356.0	35.0
CD4572UBPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4572UBE	N	PDIP	16	25	506	13.97	11230	4.32
CD4572UBE	N	PDIP	16	25	506	13.97	11230	4.32
CD4572UBEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4572UBEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4572UBM	D	SOIC	16	40	507	8	3940	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated