

Low Voltage Quad 2-Input OR Gate

74LVX32

General Description

The LVX32 contains four 2-input OR gates. The inputs tolerate voltages up to 6.5 V allowing the interface of 5 V systems to 3 V systems.

Features

- Input Voltage Level Translation from 5 V to 3 V
- Ideal for Low Power/Low Noise 3.3 V Applications
- Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance

Logic Symbol




Figure 1. Logic Symbol

ABSOLUTE MAXIMUM RATINGS

Symbol	Para	Rating	
V _{CC}	Supply Voltage		–0.5 V to +6.5 V
I _{IK}	DC Input Diode Co	urrent, $V_I = -0.5 \text{ V}$	–20 mA
V _I	DC Input Voltage	–0.5 V to 6.5 V	
lok	DC Output Diode Current	$V_0 = -0.5 \text{ V}$	–20 mA
	Diode Current	$V_{O} = V_{CC} + 0.5 \text{ V}$	+20 mA
V _O	DC Output Voltage	9	-0.5 V to V _{CC} + 0.5 V
Io	DC Output Source	or Sink Current	±25 mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current		±50 mA
TSTG	Storage Temperat	–65°C to +150°C	
P _D	Power Dissipation		833 mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



MARKING DIAGRAM




XXX = Specific Device Code A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

CONNECTION DIAGRAM



PIN DESCRIPTION

Pin Names	Description
A _n , B _n	Inputs
On	Outputs

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

74LVX32

RECOMMENDED OPERATING CONDITIONS (Note 1)

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	2.0 V to 3.6 V
VI	Input Voltage	0 V to 5.5 V
Vo	Output Voltage	0 V to V _{CC}
T _A	Operating Temperature	-40°C to +85°C
Δt / ΔV	Input Rise and Fall Time	0 ns/V to 100 ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. Unused inputs must be held HIGH or LOW. They may not float.

DC ELECTRICAL CHARACTERISTICS

	V _{CC}			T _A = +25°C		$T_A = -40^\circ$			
Symbol	Parameter	(V)	Conditions	Min	Тур	Max	Min	Max	Unit
V _{IH}	HIGH Level Input	2.0		1.5	-	_	1.5	-	V
	Voltage	3.0		2.0	-	_	2.0	-	
		3.6		2.4	-	_	2.4	-	
V _{IL}	LOW Level Input	2.0		_	-	0.5	-	0.5	V
	Voltage 3.0 3.6	3.0		_	-	0.8	-	0.8	
		3.6		_	-	0.8	-	0.8	
V _{OH}		2.0	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -50 \mu A$	1.9	2.0	_	1.9	-	V
	Voltage	3.0	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -50 \mu A$	2.9	3.0	_	2.9	-	
			$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -4$ mA	2.58	-	_	2.48	-	
V _{OL}	LOW Level Output	2.0	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OL} = 50 \mu A$	_	0.0	0.1	-	0.1	V
	Voltage	3.0	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OL} = 50 \mu A$	_	0.0	0.1	-	0.1	
			$V_{IN} = V_{IL}$ or V_{IH} , $I_{OL} = 4mA$	_	-	0.36	-	0.44	
I _{IN}	Input Leakage Current	3.6	$V_{IN} = 5.5 \text{ V or GND}$	-	-	±0.1	_	±1.0	μΑ
Icc	Quiescent Supply Current	3.6	$V_{IN} = V_{CC}$ or GND	-	_	2.0	-	20.0	μΑ

NOISE CHARACTERISTICS (Note 2)

				T _A = 25°C		
Symbol	Parameter	V _{CC} (V)	C _L (pF)	Тур	Limit	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	50	0.3	0.5	V
V_{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	50	-0.3	-0.5	V
V_{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3	50	ı	2.0	V
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3	50	ı	0.8	V

^{2.} Input $t_r = t_f = 3 \text{ ns}$

74LVX32

AC ELECTRICAL CHARACTERISTICS

				$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$					
Symbol	Parameter	V _{CC} (V)	C _L (pF)	Min	Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay Time	2.7	15	-	5.8	10.7	1.0	12.5	ns
			50	-	8.3	14.2	1.0	16.0	
		3.3 ±0.3	15	-	4.4	6.6	1.0	7.5	
			50	-	6.9	10.1	1.0	11.5	
t _{OSLH} ,	Output to Output Skew (Note 3)	2.7	50	-	-	1.5	-	1.5	ns
toshl		3.3		_	_	1.5	_	1.5	

^{3.} Parameter guaranteed by design $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$

CAPACITANCE

		T _A = 25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Parameter	Min	Тур	Max	Min	Max	Unit
C _{IN}	Input Capacitance	-	4	10	_	10	pF
C _{PD}	Power Dissipation Capacitance (Note)	_	14	-	-	-	pF

^{4.} CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{\text{CC(opr.)}} = \frac{C_{\text{PD}} \times V_{\text{CC}} \times f_{\text{IN}} \times I_{\text{CC}}}{4 \text{ (per Gate)}}$$

ORDERING INFORMATION


Device Order Number	Marking	Package	Shipping [†]
74LVX32MTCX	LVX 32	TSSOP-14 WB (Pb-Free, Halide Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*-}Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

DATE 17 FEB 2016





- NOTES.

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 TERMINAL NUMBERS ARE SHOWN FOR DEEEDENIC OMITY.
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252	BSC	
М	0°	8 °	0 °	8 °	

GENERIC MARKING DIAGRAM*



= Assembly Location

L = Wafer Lot = Year

= Work Week W = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED SOLDERING FOOTPRINT*

-	7.06
1	
	-
	U 0.65 PITCH
↓ □	The state of the s
14X 0.36	
0.36 - 1.26	DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales