











SN54LV86A, SN74LV86A

SCLS392G -APRIL 1998-REVISED FEBRUARY 2015

SNx4LV86A Quadruple 2-Input Exclusive-OR Gates

Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 8 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All
- Latch-Up Performance Exceeds 250 mA per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications

- **EPOS**
- Programmable Logic Controller (PLC)
- DCS and PAC: Analog Input Module
- Medical Meters: Portable
- Server Motherboard
- Printer

3 Description

The 'LV86A devices are quadruple 2-input exclusive-OR gates designed for 2-V to 5.5-V V_{CC} operation.

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	VQFN (14)	3.50 mm × 3.50 mm		
	SOIC (14)	8.65 mm × 3.91 mm		
LV86A	SOP (14)	10.30 mm × 5.30 mm		
	SSOP (14)	6.20 mm × 5.30 mm		
	TSSOP (14)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



These are five equivalent exclusive-OR symbols valid for an 'LV86A gate in positive logic; negation can be shown at any two ports. See Functional Block Diagram for more information.



Table of Contents

1	Features 1	9	Detailed Description	5
2	Applications 1		9.1 Overview	9
3	Description 1		9.2 Functional Block Diagram	9
4	Simplified Schematic1		9.3 Feature Description	9
5	Revision History2		9.4 Device Functional Modes	9
6	Pin Configuration and Functions	10	Application and Implementation	
7	Specifications4		10.1 Application Information	10
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	10
	7.2 ESD Ratings	11	Power Supply Recommendations	11
	7.3 Recommended Operating Conditions	12	Layout	11
	7.4 Thermal Information		12.1 Layout Guidelines	
	7.5 Electrical Characteristics		12.2 Layout Example	1 1
	7.6 Switching Characteristics, V _{CC} = 2.5 V ±0.2 V 6	13	Device and Documentation Support	
	7.7 Switching Characteristics, V _{CC} = 3.3 V ±0.3 V 6		13.1 Related Links	12
	7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 6$		13.2 Trademarks	12
	7.9 Noise Characteristics for SN74LV86A		13.3 Electrostatic Discharge Caution	12
	7.10 Operating Characteristics		13.4 Glossary	
	7.11 Typical Characteristics	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information 8		Information	12
•	i didiliotoi mododi olliotti illiottilidilotti			

5 Revision History

Changes from Revision F (April 2005) to Revision G


Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section	1
	Updated operating free-air temperature maximum from 85°C to 125°C for SN74I V86A	5




6 Pin Configuration and Functions

SN54LV86A: J or W Package SN74LV86A: D, DB, DGV, NS, or PW Package (Top View)



SN54LV86A: FK Package (Top View)



B. NC - No internal connection

Pin Functions

PIN	I/O	DESCRIPTION
1	1A	A input 1
2	1B	B input 1
3	1Y	Output 1
4	2A	A input 2
5	2B	B input 2
6	2Y	Output 2
7	GND	ground
8	3Y	Output 3
9	3A	A input 3
10	3B	B input 3
11	4Y	Output 4
12	4A	A input 4
13	4B	B input 4
14	V _{CC}	Power pin

Copyright © 1998–2015, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	7	V
VI	Input voltage ⁽²⁾	-0.5	7	V
Vo	Voltage applied to any output in the high-impedance or power-off state (2)	-0.5	7	V
Vo	Output voltage (2)(3)	-0.5	V _{CC} + 0.5 V	V
I _{IK}	Input clamp current, V _I < 0		-20	mA
I _{OK}	Output clamp current, V _O < 0		-50	mA
Io	Continuous output current, $V_0 = 0$ to V_{CC}	-25	25	mA
	Continuous current through V _{CC} or GND	-50	50	mA
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
\/	1/ Eloutostatio	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	\/
V(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5-V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
. ,	LPak Javal Sanat valta na	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		
		V _{CC} = 2 V		0.5	
. /	Low lovel input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$	V
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	
V _I	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
-0	High level autout average	V _{CC} = 2 V		- 50	μΑ
ı		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	mA
ОН	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12	
		$V_{CC} = 2 V$		50	μΑ
ı	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	
OL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20	
T _A	Operating free-air temperature		-55	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		DB	DGV	NS	PW	UNIT	
	THERMAL METRIC		14 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	90.6	107.1	129.0	90.7	122.6		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.9	59.6	52.1	48.3	51.4		
$R_{\theta JB}$	Junction-to-board thermal resistance	44.8	54.4	62.0	49.4	64.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	14.7	20.5	6.5	14.6	6.7		
ΨЈВ	Junction-to-board characterization parameter	44.5	53.8	61.3	49.1	63.8		

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: SN54LV86A SN74LV86A

The package thermal impedance is calculated in accordance with JESD 51-7.



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	SN	SN54LV86A			SN74LV86A -40°C to 125°C			
			MIN	TYP	MAX	MIN	TYP	MAX		
	$I_{OH} = -50 \mu A$	2 to 5.5 V	$V_{CC} - 0.1$			V _{CC} - 0.1				
M	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V	
V _{OH}	$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48			V	
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8			3.8				
	$I_{OL} = 50 \mu A$	2 to 5.5 V			0.1			0.1		
M	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4			0.4	V	
VOL	I _{OL} = 6 mA	3 V			0.44			0.44		
V_{OL} $I_{OL} = 2 \text{ mA}$ 2.3 V		0.55			0.55					
I _I	V _I = 5.5 V or GND	0 to 5.5 V			±1			±1	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ	
I _{off}	V_{I} or $V_{O} = 0$ to 5.5 V	0			5			5	μΑ	
C _i	$V_I = V_{CC}$ or GND	3.3 V		1.4			1.4		pF	

7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED	FROM (INPUT)	TO (OUTPUT)	LOAD	Т	_A = 25°C		MIN	MAY	UNIT
PARAMETER	PROW (INPUT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	IVIIN	WAX	UNII
	A or D		C _L = 15 pF		7.9 ⁽¹⁾	17.6 ⁽¹⁾	1 ⁽²⁾	21 ⁽²⁾	20
τ _{pd}	A or B	Y Y	C _L = 50 pF		10.5	22.6	1	26.5	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED	EDOM (INDUT)	TO (OUTPUT)	LOAD	Т	_A = 25°C		MINI	MAV	LINIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN M	MAX	UNIT
	A or D	V	C _L = 15 pF		5.5 ⁽¹⁾	11 ⁽¹⁾	1 ⁽²⁾	13 ⁽²⁾	
T _{pd}	A or B	Y	C _L = 50 pF		7.4	14.5	1	16.5	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	DADAMETED	FROM (INPUT)	TO (OUTPUT)	LOAD	T	_A = 25°C		MIN	MAY	UNIT
PARAMETER	PROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	UNII	
	•	A or B	V	C _L = 15 pF		3.7 ⁽¹⁾	6.8 ⁽¹⁾	1 (2)	8 ⁽²⁾	200
	^L pd	AUIB	1	C _L = 50 pF		5.3	8.8	1	10	ns

Product Folder Links: SN54LV86A SN74LV86A

⁽²⁾ This note applies to SN54LV86A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽²⁾ This note applies to SN54LV86A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽²⁾ This note applies to SN54LV86A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.



7.9 Noise Characteristics for SN74LV86A

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C (see}^{(1)})$

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.2	0.8	
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.1	-0.8	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.1		V
V _{IH(D)}	High-level dynamic input voltage	2.31			
V _{IL(D)}	Low-level dynamic input voltage			0.99	


⁽¹⁾ Characteristics are for surface-mount packages only.

7.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd}	Devian dissination consistence	C 50 = 5 40 MHz	3.3 V	8.4	
	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	5 V	8.8	p⊦

7.11 Typical Characteristics







Figure 1. t_{pd} vs Temperature at 3.3 V

Figure 2. t_{pd} vs V_{CC} at 25°C



8 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated



9 Detailed Description

9.1 Overview


The 'LV86A devices are quadruple 2-input exclusive-OR gates designed for 2-V to 5.5-V V_{CC} operation.

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

9.2 Functional Block Diagram

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



A. These are five equivalent exclusive-OR symbols valid for an 'LV86A gate in positive logic; negation can be shown at any two ports.

Figure 4. Exclusive OR




Figure 5. Logic-Identity Element Figure 6. Eve

Figure 6. Even-Parity Element

Figure 7. Odd-Parity Element

9.3 Feature Description

- Wide operating voltage range, operates from 2 to 5.5 V
- · Allows down voltage translation, inputs accept voltages to 5.5 V

9.4 Device Functional Modes

Table 1. Function Table (Each Gate)

INP	OUTPUT	
Α	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

Copyright © 1998–2015, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LV86A is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5~V at any valid V_{CC} making it Ideal for down translation.

10.2 Typical Application




Figure 8. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input conditions
 - Rise time and fall time specs see (Δt/ΔV) in Recommended Operating Conditions.
 - Specified High and low levels. See (V_{IH} and V_{II}) in Recommended Operating Conditions.
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}



Typical Application (continued)

10.2.3 Application Curve




Figure 9. Switching Characteristics Comparison

Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in Recommended Operating Conditions.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends 0.1 μ F and if there are multiple V_{CC} terminals then .01 or .022 μ F is recommended for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

12.2 Layout Example




Figure 10. Layout Recommendation



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LV86A	Click here	Click here	Click here	Click here	Click here	
SN74LV86A	Click here	Click here	Click here	Click here	Click here	

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 2-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV86AD	OBSOLETE	SOIC	D	14		TBD	(6) Call TI	Call TI	-40 to 125	LV86A	
SN74LV86ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV86A	Samples
SN74LV86ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV86A	Samples
SN74LV86ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV86A	Samples
SN74LV86ANSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV86A	Samples
SN74LV86APW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	LV86A	
SN74LV86APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV86A	Samples
SN74LV86APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV86A	Samples
SN74LV86APWT	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	LV86A	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV86A:

Automotive: SN74LV86A-Q1

Enhanced Product: SN74LV86A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV86ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV86ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV86ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV86ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV86ANSR	SOP	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV86APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV86APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV86APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV86APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 7-Dec-2024



*All dimensions are nominal

Device	Package Type	kage Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV86ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV86ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV86ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV86ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV86ANSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74LV86APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV86APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV86APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV86APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated