# **B-Suffix Series CMOS Gates**

# MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B MC14001B Series

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.

#### Features

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range.
- Double Diode Protection on All Inputs Except: Triple Diode Protection on MC14011B and MC14081B
- Pin-for-Pin Replacements for Corresponding CD4000 Series B Suffix Devices
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

| -                                  |  |                               |      |
|------------------------------------|--|-------------------------------|------|
| Symbol                             | Parameter  | Value                         | Unit |
| V <sub>DD</sub>                    | DC Supply Voltage Range  | -0.5 to +18.0                 | V    |
| V <sub>in</sub> , V <sub>out</sub> | Input or Output Voltage Range<br>(DC or Transient)                                 | –0.5 to V <sub>DD</sub> + 0.5 | V    |
| I <sub>in</sub> , I <sub>out</sub> | Input or Output Current<br>(DC or Transient) per Pin                               | ±10                           | mA   |
| PD                                 | Power Dissipation, per Package<br>(Note 1)   | 500                           | mW   |
| T <sub>A</sub>                     | Ambient Temperature Range  | re Range -55 to +125          |      |
| T <sub>stg</sub>                   | Storage Temperature Range  | -65 to +150                   | °C   |
| TL                                 | Lead Temperature<br>(8–Second Soldering)   | 260                           | °C   |
| V <sub>ESD</sub>                   | ESD Withstand Voltage<br>Human Body Model<br>Machine Model<br>Charged Device Model | > 3000<br>> 300<br>N/A        | V    |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.





SOIC-14 D SUFFIX CASE 751A TSSOP-14 DT SUFFIX CASE 948G

#### MARKING DIAGRAMS



| / `    | - / loooning Looullon |
|--------|-----------------------|
| WL, L  | = Wafer Lot           |
| YY, Y  | = Year                |
| WW, W  | = Work Week           |
| G or ∎ | = Pb-Free Package     |

(Note: Microdot may be in either location)


#### **DEVICE INFORMATION**

| Device   | Description              |
|----------|--------------------------|
| MC14001B | Quad 2-Input NOR Gate    |
| MC14011B | Quad 2-Input NAND Gate   |
| MC14023B | Triple 3-Input NAND Gate |
| MC14025B | Triple 3-Input NOR Gate  |
| MC14071B | Quad 2-Input OR Gate     |
| MC14073B | Triple 3-Input AND Gate  |
| MC14081B | Quad 2-Input AND Gate    |
| MC14082B | Dual 4-Input AND Gate    |

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.

#### LOGIC DIAGRAMS



#### **PIN ASSIGNMENTS**

| Quad 2              | MC140<br>2–Input | 01B<br>NOR Ga        | te Quad 2                          | MC1401 <sup>-</sup><br>2–Input N |         | Gate Triple 3                        | MC14023B<br>8-Input NAN | D Gate              | Triple              | MC14025B<br>3–Input NO | R Gate              |
|---------------------|------------------|----------------------|------------------------------------|----------------------------------|---------|--------------------------------------|-------------------------|---------------------|---------------------|------------------------|---------------------|
| IN 1 <sub>A</sub> [ | 1●               | 14 🛛 V <sub>DI</sub> | ) IN 1 <sub>A</sub> [              | 1•                               | 14 🛛 V  | V <sub>DD</sub> IN 1 <sub>A</sub> [  | 1• 14                   | ] v <sub>dd</sub>   | in 1 <sub>a</sub> C | 1• 14                  | D V <sub>DD</sub>   |
| IN 2 <sub>A</sub> [ | 2                | 13 🛛 IN 2            | 2 <sub>D</sub> IN 2 <sub>A</sub> [ | 2                                | 13 🛛 IN | N 2 <sub>D</sub> IN 2 <sub>A</sub>   | 2 13                    | ] IN 3 <sub>C</sub> | IN 2 <sub>A</sub> [ | 2 13                   | ] IN 3 <sub>С</sub> |
|                     | 3                | 12 ] IN <sup>-</sup> | D OUT <sub>A</sub> [               | 3                                | 12   1  | N 1 <sub>D</sub> IN 1 <sub>B</sub>   | 3 12                    | ] IN 2 <sub>C</sub> | IN 1 <sub>B</sub> [ | 3 12                   | ] IN 2 <sub>C</sub> |
| OUT <sub>B</sub> [  | 4                | 11 🛛 OU              | T <sub>D</sub> OUT <sub>B</sub> [  | 4                                | 11 0    | OUT <sub>D</sub> IN 2 <sub>B</sub>   | 4 11                    | ] IN 1 <sub>C</sub> | IN 2 <sub>B</sub> [ | 4 11                   | IN 1 <sub>C</sub>   |
| IN 1 <sub>B</sub> [ | 5                | 10 🛛 OU              | T <sub>C</sub> IN 1 <sub>B</sub> [ | 5                                | 10 0    | ОUT <sub>C</sub> IN 3 <sub>В</sub> [ | 5 10                    | ] оит <sub>с</sub>  | in 3 <sub>b</sub> [ | 5 10                   | ] оит <sub>с</sub>  |
| IN 2 <sub>B</sub> [ | 6                | 9 ] IN 2             | 2 <sub>C</sub> IN 2 <sub>B</sub> [ | 6                                | 9 ] 1   | N 2 <sub>C</sub> OUT <sub>B</sub> [  | 6 9                     | ] OUT <sub>A</sub>  | out <sub>b</sub> [  | 6 9                    |                     |
| v <sub>ss</sub> [   | 7                | 8 ] IN <sup>.</sup>  | I <sub>C</sub> V <sub>SS</sub> [   | 7                                | 8 🛛 II  | N 1 <sub>C</sub> V <sub>SS</sub> [   | 7 8                     | I IN 3 <sub>A</sub> | v <sub>ss</sub> C   | 7 8                    | I IN 3 <sub>A</sub> |

| MC14071B<br>Quad 2-Input OR Gate |    |        |                  |  |  |  |
|----------------------------------|----|--------|------------------|--|--|--|
| in 1 <sub>a</sub> [              | 1• | 14 🛛 \ | / <sub>DD</sub>  |  |  |  |
| IN 2 <sub>A</sub> [              | 2  | 13 🛛 I | N 2 <sub>D</sub> |  |  |  |
| OUT <sub>A</sub> [               | 3  | 12 ] I | N 1 <sub>D</sub> |  |  |  |
| out <sub>b</sub> [               | 4  | 11 ] ( | DUT <sub>D</sub> |  |  |  |
| IN 1 <sub>B</sub> [              | 5  | 10 0   | DUT <sub>C</sub> |  |  |  |
| IN 2 <sub>B</sub> [              | 6  | 9]     | N 2 <sub>C</sub> |  |  |  |
| v <sub>ss</sub> D                | 7  | 8]     | N 1 <sub>C</sub> |  |  |  |

| MC14073B<br>Triple 3-Input AND Gate |    |    |                     |  |  |  |  |
|-------------------------------------|----|----|---------------------|--|--|--|--|
| in 1 <sub>a</sub> C                 | 1● | 14 | D V <sub>DD</sub>   |  |  |  |  |
| IN 2 <sub>A</sub> [                 | 2  | 13 | ] IN 3 <sub>C</sub> |  |  |  |  |
| IN 1 <sub>b</sub> [                 | 3  | 12 | ] IN 2 <sub>C</sub> |  |  |  |  |
| IN 2 <sub>B</sub> [                 | 4  | 11 | ] IN 1 <sub>C</sub> |  |  |  |  |
| IN 3 <sub>b</sub> [                 | 5  | 10 | ] оит <sub>с</sub>  |  |  |  |  |
| out <sub>b</sub> [                  | 6  | 9  | ] OUT <sub>A</sub>  |  |  |  |  |


V<sub>SS</sub> [ 7

| оо. <sub>В</sub> ц   | •                   | v  | H 00.4  |
|--|---------------------|----|---|
| v <sub>ss</sub> D  | 7                   | 8  | ] IN 3 <sub>A</sub>   |
| -  |                     |    | -   |
| Quad   | MC1408<br>2-Input / |    | D Gata  |
| _  | 2-mput /            |    | -   |
| IN 1 <sub>A</sub> [<br>IN 2 <sub>A</sub> [<br>OUT <sub>A</sub> [ | 1●                  | 14 | ] V <sub>DD</sub><br>] IN 2 <sub>D</sub><br>] IN 1 <sub>D</sub> |
| IN 2 <sub>A</sub> [  | 2                   | 13 | ] IN 2 <sub>D</sub>   |
| out <sub>a</sub> [   | 3                   | 12 | ] IN 1 <sub>D</sub>   |
|  |                     |    |   |

10 0UT<sub>C</sub>

9 ] IN 2<sub>C</sub>

8 I IN 1<sub>C</sub>



NC = NO CONNECTION

8 🛛 IN 3<sub>A</sub>

OUT<sub>B</sub> [ 4

IN 1<sub>B</sub> [ 5

IN 2<sub>B</sub> [ 6

V<sub>SS</sub> [ 7

| ELECTRICAL CHARACTERISTICS ( | (Voltages Referenced to V <sub>SS</sub> ) |
|------------------------------|---|
|------------------------------|---|

|   |                 |                        | - 55                      | 5°C                  |                               | 25°C  |                      | 125                           | õ°C                  |      |
|---|-----------------|------------------------|---------------------------|----------------------|-------------------------------|---|----------------------|-------------------------------|----------------------|------|
| Characteristic  | Symbol          | V <sub>DD</sub><br>Vdc | Min                       | Max                  | Min                           | Typ<br>(Note 2)                                 | Max                  | Min                           | Мах                  | Unit |
| Output Voltage "0" Level<br>V <sub>in</sub> = V <sub>DD</sub> or 0  | V <sub>OL</sub> | 5.0<br>10<br>15        | -<br>-<br>-               | 0.05<br>0.05<br>0.05 | -<br>-<br>-                   | 0<br>0<br>0                                     | 0.05<br>0.05<br>0.05 | -<br>-<br>-                   | 0.05<br>0.05<br>0.05 | Vdc  |
| "1" Level $V_{in} = 0$ or $V_{DD}$  | V <sub>OH</sub> | 5.0<br>10<br>15        | 4.95<br>9.95<br>14.95     | -<br>-<br>-          | 4.95<br>9.95<br>14.95         | 5.0<br>10<br>15                                 |                      | 4.95<br>9.95<br>14.95         | -<br>-<br>-          | Vdc  |
|   | V <sub>IL</sub> | 5.0<br>10<br>15        | -<br>-<br>-               | 1.5<br>3.0<br>4.0    | -<br>-<br>-                   | 2.25<br>4.50<br>6.75                            | 1.5<br>3.0<br>4.0    | -<br>-<br>-                   | 1.5<br>3.0<br>4.0    | Vdc  |
| "1" Level ( $V_O = 0.5 \text{ or } 4.5 \text{ Vdc}$ ) ( $V_O = 1.0 \text{ or } 9.0 \text{ Vdc}$ ) ( $V_O = 1.5 \text{ or } 13.5 \text{ Vdc}$ )  | V <sub>IH</sub> | 5.0<br>10<br>15        | 3.5<br>7.0<br>11          | -<br>-<br>-          | 3.5<br>7.0<br>11              | 2.75<br>5.50<br>8.25                            | -<br>-<br>-          | 3.5<br>7.0<br>11              |                      | Vdc  |
| $\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \ \text{Vdc}) & \text{Source} \\ (\text{V}_{\text{OH}} = 4.6 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \ \text{Vdc}) \end{array}$ | I <sub>OH</sub> | 5.0<br>5.0<br>10<br>15 | 3.0<br>0.64<br>1.6<br>4.2 | -<br>-<br>-          | -2.4<br>-0.51<br>-1.3<br>-3.4 | -4.2<br>-0.88<br>-2.25<br>-8.8                  | -<br>-<br>-          | -1.7<br>-0.36<br>-0.9<br>-2.4 | -<br>-<br>-          | mAdc |
|   | I <sub>OL</sub> | 5.0<br>10<br>15        | 0.64<br>1.6<br>4.2        | -<br>-<br>-          | 0.51<br>1.3<br>3.4            | 0.88<br>2.25<br>8.8                             |                      | 0.36<br>0.9<br>2.4            | _<br>_<br>_          | mAdc |
| Input Current   | l <sub>in</sub> | 15                     | -                         | ±0.1                 | _                             | ±0.00001  | ±0.1                 | _                             | ±1.0                 | μAdc |
| Input Capacitance<br>(V <sub>in</sub> = 0)  | C <sub>in</sub> | -                      | -                         | -                    | -                             | 5.0   | 7.5                  | -                             | -                    | pF   |
| Quiescent Current<br>(Per Package)  | I <sub>DD</sub> | 5.0<br>10<br>15        | -<br>-<br>-               | 0.25<br>0.5<br>1.0   | -<br>-<br>-                   | 0.0005<br>0.0010<br>0.0015                      | 0.25<br>0.5<br>1.0   | -<br>-<br>-                   | 7.5<br>15<br>30      | μAdc |
| Total Supply Current (Notes 3, 4)<br>(Dynamic plus Quiescent,<br>Per Gate, C <sub>L</sub> = 50 pF)  | Ι <sub>Τ</sub>  | 5.0<br>10<br>15        |                           |                      | $I_{T} = (0.$                 | 3 μA/kHz) f -<br>6 μA/kHz) f -<br>9 μA/kHz) f - | - I <sub>DD</sub> /N |                               |                      | μAdc |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> - 50) Vfk where: I<sub>T</sub> is in µA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001 x the number of exercised gates
 per package. per package.

#### **B-SERIES GATE SWITCHING TIMES**

#### SWITCHING CHARACTERISTICS (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

| Characteristic   | Symbol           | V <sub>DD</sub><br>Vdc                          | Min    | <b>Typ</b><br>(Note 6)                          | Мах   | Unit |
|--|------------------|---|--------|---|---|------|
| Output Rise Time, All B-Series Gates<br>$t_{TLH} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$<br>$t_{TLH} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$<br>$t_{TLH} = (0.40 \text{ ns/PF}) C_L + 20 \text{ ns}$   | t⊤LH             | 5.0<br>10<br>15                                 | -<br>- | 100<br>50<br>40                                 | 200<br>100<br>80                                    | ns   |
| Output Fall Time, All B-Series Gates<br>$t_{THL} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$<br>$t_{THL} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$<br>$t_{THL} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$   | t <sub>THL</sub> | 5.0<br>10<br>15                                 |        | 100<br>50<br>40                                 | 200<br>100<br>80                                    | ns   |
| $\begin{array}{l} \mbox{Propagation Delay Time} \\ \mbox{MC14001B, MC14011B only} \\ t_{PLH}, t_{PHL} = (0.90 \mbox{ ns/pF}) \ C_L + 80 \ ns \\ t_{PLH}, t_{PHL} = (0.36 \mbox{ ns/pF}) \ C_L + 32 \ ns \\ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 27 \ ns \\ \mbox{All Other 2, 3, and 4 Input Gates} \\ t_{PLH}, t_{PHL} = (0.90 \mbox{ ns/pF}) \ C_L + 115 \ ns \\ t_{PLH}, t_{PHL} = (0.36 \mbox{ ns/pF}) \ C_L + 37 \ ns \\ t_{PLH}, t_{PHL} = (0.26 \mbox{ ns/pF}) \ C_L + 37 \ ns \\ \mbox{8-Input Gates (MC14068B, MC14078B)} \\ t_{PLH}, t_{PHL} = (0.90 \mbox{ ns/pF}) \ C_L + 155 \ ns \\ t_{PLH}, t_{PHL} = (0.36 \mbox{ ns/pF}) \ C_L + 62 \ ns \\ \end{array}$ | tplh, tphl       | 5.0<br>10<br>15<br>5.0<br>10<br>15<br>5.0<br>10 |        | 125<br>50<br>40<br>160<br>65<br>50<br>200<br>80 | 250<br>100<br>80<br>300<br>130<br>100<br>350<br>150 | ns   |

The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



\*All unused inputs of AND, NAND gates must be connected to  $V_{DD}.$  All unused inputs of OR, NOR gates must be connected to  $V_{SS}.$ 






Figure 1. Switching Time Test Circuit and Waveforms


#### CIRCUIT SCHEMATIC NOR, OR GATES




#### **TYPICAL B-SERIES GATE CHARACTERISTICS**



#### TYPICAL B-SERIES GATE CHARACTERISTICS (CONT'D)



#### **VOLTAGE TRANSFER CHARACTERISTICS**






Figure 10. V<sub>DD</sub> = 15 Vdc





Figure 9. V<sub>DD</sub> = 10 Vdc

#### **DC NOISE MARGIN**

The DC noise margin is defined as the input voltage range from an ideal "1" or "0" input level which does not produce output state change(s). The typical and guaranteed limit values of the input values VIL and VIH for the output(s) to be at a fixed voltage Vo are given in the Electrical Characteristics table.  $V_{IL}$  and  $V_{IH}$  are presented graphically in Figure 11.

Guaranteed minimum noise margins for both the "1" and "0" levels =

> 1.0 V with a 5.0 V supply 2.0 V with a 10.0 V supply 2.5 V with a 15.0 V supply



(b) Non-Inverting Function

Figure 11. DC Noise Immunity

#### ORDERING INFORMATION

| Device          | Package                | Shipping <sup>†</sup>    |  |  |
|-----------------|------------------------|--------------------------|--|--|
| MC14001BDG      | SOIC-14                |                          |  |  |
| NLV14001BDG*    | (Pb-Free)              | 55 Units / Rail          |  |  |
| MC14001BDR2G    | SOIC-14                |                          |  |  |
| NLV14001BDR2G*  | (Pb-Free)              |                          |  |  |
| MC14001BDTR2G   | TSSOP-14               | 2500 Units / Tape & Reel |  |  |
| NLV14001BDTR2G* | (Pb-Free)              |                          |  |  |
| MC14001BFELG    | SOEIAJ-14<br>(Pb-Free) | 2000 Units / Tape & Reel |  |  |

| MC14011BDG      | SOIC-14   | 55 Units / Rail          |  |  |
|-----------------|-----------|--------------------------|--|--|
| NLV14011BDG*    | (Pb-Free) | 55 Units / Hall          |  |  |
| MC14011BDR2G    | SOIC-14   |                          |  |  |
| NLV14011BDR2G*  | (Pb-Free) | 2500 Unite / Tana & Baal |  |  |
| MC14011BDTR2G   | TSSOP-14  | 2500 Units / Tape & Reel |  |  |
| NLV14011BDTR2G* | (Pb-Free) |                          |  |  |
| MC14011BFG      | SOEIAJ-14 | 50 Units / Rail          |  |  |
| MC14011BFELG    | (Pb-Free) | 2000 Units / Tape & Reel |  |  |

| MC14023BDG     | SOIC-14<br>(Pb-Free)   | 55 Units / Rail          |
|----------------|------------------------|--------------------------|
| MC14023BDR2G   | SOIC-14                | 2500 Unite / Tana & Baal |
| NLV14023BDR2G* | (Pb-Free)              | 2500 Units / Tape & Reel |
| MC14023BFELG   | SOEIAJ-14<br>(Pb-Free) | 2000 Units / Tape & Reel |

| MC14025BDG     | SOIC-14   |                           |
|----------------|-----------|---------------------------|
| NLV14025BDG*   | (Pb-Free) | 55 Units / Rail           |
| MC14025BDR2G   | SOIC-14   | 0500 Linita / Tana & Daal |
| NLV14025BDR2G* | (Pb-Free) | 2500 Units / Tape & Reel  |

| MC14071BDG      | SOIC-14               | 55 Unite / Dail            |  |
|-----------------|-----------------------|----------------------------|--|
| NLV14071BDG*    | (Pb-Free)             | 55 Units / Rail            |  |
| MC14071BDR2G    | SOIC-14               | 2500 Units / Tape & Reel   |  |
| NLV14071BDR2G*  | (Pb-Free)             | 2300 Offilis / Tape & neer |  |
| MC14071BDTG     |                       | 96 Units per Rail          |  |
| MC14071BDTR2G   | TSSOP-14<br>(Pb-Free) | 2500 Units / Tape & Reel   |  |
| NLV14071BDTR2G* |                       | 2500 Onits / Tape & Neel   |  |

| MC14073BDG   | SOIC-14<br>(Pb-Free) | 55 Units / Rail          |
|--------------|----------------------|--------------------------|
| MC14073BDR2G | SOIC-14<br>(Pb-Free) | 2500 Units / Tape & Reel |

#### **ORDERING INFORMATION** (continued)

| Device          | Device Package |                          |  |
|-----------------|----------------|--------------------------|--|
| MC14081BDG      | SOIC-14        |                          |  |
| NLV14081BDG*    | (Pb-Free)      | 55 Units / Rail          |  |
| MC14081BDR2G    | SOIC-14        |                          |  |
| NLV14081BDR2G*  | (Pb-Free)      |                          |  |
| MC14081BDTR2G   | TSSOP-14       | 2500 Units / Tape & Reel |  |
| NLV14081BDTR2G* | (Pb-Free)      |                          |  |

| MC14082BDG   |                      | 55 Linite / Deil         |
|--------------|----------------------|--------------------------|
| NLV14082BDG* | SOIC-14<br>(Pb-Free) | 55 Units / Rail          |
| MC14082BDR2G |                      | 2500 Units / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

# onsemi



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

 
 DOCUMENT NUMBER:
 98ASB42565B
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 SOIC-14 NB
 PAGE 1 OF 2

 onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi axis me any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SOIC-14 CASE 751A-03 ISSUE L


#### DATE 03 FEB 2016

| STYLE 1:<br>PIN 1. COMMON CATHODE<br>2. ANODE/CATHODE<br>3. ANODE/CATHODE<br>4. NO CONNECTION<br>5. ANODE/CATHODE<br>6. NO CONNECTION<br>7. ANODE/CATHODE<br>8. ANODE/CATHODE<br>9. ANODE/CATHODE<br>10. NO CONNECTION<br>11. ANODE/CATHODE<br>12. ANODE/CATHODE<br>13. NO CONNECTION<br>14. COMMON ANODE | STYLE 2:<br>CANCELLED   | STYLE 3:<br>PIN 1. NO CONNECTION<br>2. ANODE<br>3. ANODE<br>4. NO CONNECTION<br>5. ANODE<br>6. NO CONNECTION<br>7. ANODE<br>8. ANODE<br>9. ANODE<br>10. NO CONNECTION<br>11. ANODE<br>12. ANODE<br>13. NO CONNECTION<br>14. COMMON CATHODE  | STYLE 4:<br>PIN 1. NO CONNECTION<br>2. CATHODE<br>3. CATHODE<br>4. NO CONNECTION<br>5. CATHODE<br>6. NO CONNECTION<br>7. CATHODE<br>8. CATHODE<br>10. NO CONNECTION<br>11. CATHODE<br>12. CATHODE<br>13. NO CONNECTION<br>14. COMMON ANODE   |
|---|---|---|--|
| STYLE 5:<br>PIN 1. COMMON CATHODE<br>2. ANODE/CATHODE<br>3. ANODE/CATHODE<br>4. ANODE/CATHODE<br>5. ANODE/CATHODE<br>6. NO CONNECTION<br>7. COMMON ANODE<br>8. COMMON CATHODE<br>9. ANODE/CATHODE<br>10. ANODE/CATHODE<br>11. ANODE/CATHODE<br>12. ANODE/CATHODE<br>13. NO CONNECTION<br>14. COMMON ANODE | STYLE 6:<br>PIN 1. CATHODE<br>2. CATHODE<br>3. CATHODE<br>4. CATHODE<br>5. CATHODE<br>6. CATHODE<br>7. CATHODE<br>9. ANODE<br>10. ANODE<br>11. ANODE<br>12. ANODE<br>13. ANODE<br>14. ANODE | STYLE 7:<br>PIN 1. ANODE/CATHODE<br>2. COMMON ANODE<br>3. COMMON CATHODE<br>4. ANODE/CATHODE<br>5. ANODE/CATHODE<br>6. ANODE/CATHODE<br>7. ANODE/CATHODE<br>9. ANODE/CATHODE<br>10. ANODE/CATHODE<br>11. COMMON CATHODE<br>12. COMMON CATHODE<br>13. ANODE/CATHODE<br>14. ANODE/CATHODE | STYLE 8:<br>PIN 1. COMMON CATHODE<br>2. ANODE/CATHODE<br>3. ANODE/CATHODE<br>4. NO CONNECTION<br>5. ANODE/CATHODE<br>6. ANODE/CATHODE<br>7. COMMON ANODE<br>9. ANODE/CATHODE<br>10. ANODE/CATHODE<br>11. NO CONNECTION<br>12. ANODE/CATHODE<br>13. ANODE/CATHODE<br>14. COMMON CATHODE |

| DESCRIPTION: SOIC-14 NB PAGE 2 OF | DOCUMENT NUMBER: | 98ASB42565B Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED C |  |             |
|-----------------------------------|------------------|---|--|-------------|
| BESCHIFTION. COIC-14 NB FAGE 2 OF | DESCRIPTION:     | SOIC-14 NB  |  | PAGE 2 OF 2 |

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# semi



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: 98ASH70246A Electronic versions are uncontrolled except when accessed directly from the Document Reposi<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |  |  |  |
|---|--|--|--|--|
| DESCRIPTION: TSSOP-14 WB PAGE 1 OF  |  |  |  |  |
| onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves                                    |  |  |  |  |

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>