# **Octal D Flip-Flop with Common Clock and Enable**

# **High-Performance Silicon-Gate CMOS**

The MC74HC377A is identical in pinout to the LS273. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of eight D flip-flops with common Clock and Enable  $(\overline{E})$  inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Enable  $(\overline{E})$  is active low.

#### Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard THIS DEVICE IS NOT CONTINE FOR REPRESENTATIVE REPRESENTATIVE REPRESENTATIVE No. 7A
- Chip Complexity: 264 FETs or 66 Equivalent Gates
- These are Pb-Free Devices



## **ON Semiconductor®**

http://onsemi.com

#### MARKING DIAGRAMS

20 <u>A A A A A A A A A A</u> SOIC-20 HC377A **DW SUFFIX** AWI YYWWG CASE 751D 

> TSSOP-20 DT SUFFIX CASE 948E



Assembly Location

Wafer Lot \_

YY, Y = Year

WL. L

G

- WW. W = Work Week
  - = Pb-Free Package
  - = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**

Ē (	1•	20	] v <sub>cc</sub>
Q0 [	2	19	] Q7
D0 [	3	18	] D7
D1 [	4	17	] D6
Q1 [	5	16	] Q6
Q2 [	6	15	] Q5
D2 [	7	14	] D5
D3 [	8	13	] D4
Q3 [	9	12	] Q4
GND [	10	11	] сгоск

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 1. Logic Diagram

#### **FUNCTION TABLE**

Orecreting		Outputs		
Operating Modes	Clock	Ē	Dn	Qn
Load "1"	$\uparrow$	I	h	Н
Load "0"	$\uparrow$	I	I	L
Hold (Do Nothing)	↑ X	h H	X X	No Change No Change

H = HIGH voltage level

h = HIGH voltage level one setup time prior to the LOW-to-

HIGH CP transition L = LOW voltage level

I = LOW voltage level one setup time prior to the LOW-to-HIGH CP transition

↑ = LOW-to-HIGH CP transition

X = Don't Care

		53.	
	Design Criteria	Value	Units
	Internal Gate Count*	66	ea
	Internal Gate Propagation Delay	1.5	ns
	Internal Gate Power Dissipation	5.0	μW
	Speed Power Product	.0075	рJ
	*Equivalent to a two-input NAND gate.		
E COM	ST RIP.		

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HC377ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC377ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
MC74HC377ADTG	TSSOP-20*	75 Units / Rail
MC74HC377ADTR2G	TSSOP-20*	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	±20	mA
I <sub>out</sub>	DC Output Current, per Pin	± 25	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins	± 50	mA
PD	Power Dissipation in Still Air SOIC Packag TSSOP Packag		mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND  $\leq$  (V<sub>in</sub> or V<sub>out</sub>)  $\leq$  V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

#### **RECOMMENDED OPERATING CONDITIONS**

T <sub>stg</sub>	Storage Temperature	-65	to +150	°C		Unused outputs must be left open.
atings only Extended e eliability. Derating	<ul> <li>xceeding Maximum Ratings may damage the device.</li> <li>y. Functional operation above the Recommended Operating</li> <li>approximate to stresses above the Recommended Operating</li> <li>SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C</li> </ul>	ating Cor	nditions is n	ot implie	ed.	NEW DESIGN
				11		IEVN
Symbol	Parameter	Min	Max	Unit	0	Br
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	Or.	he in
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	VY	G	serni ON
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C	00.	A
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $V_{CC} = 2.0 V$ (Figure 2) $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$	TACTIVE	1000 500 400	UNP- HAL	OP	SWr.

#### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gu	aranteed Li	mit	
Symbol	Parameter	Test Condit	ions	V <sub>CC</sub> V	–55 to 25°C	≤ <b>85°C</b>	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = V_{CC} - 0.1 V$		2.0	1.5	1.5	1.5	V
		$ I_{out}  \le 20 \ \mu A$		3.0	2.1	2.1	2.1	
				4.5	3.15	3.15	3.15	
				6.0	4.2	4.2	4.2	
VIL	Maximum Low-Level Input Voltage	V <sub>out</sub> = 0.1 V		2.0	0.5	0.5	0.5	V
		$ I_{out}  \le 20 \ \mu A$		3.0	0.9	0.9	0.9	
				4.5	1.35	1.35	1.35	
				6.0	1.8	1.8	1.8	
V <sub>OH</sub>	Minimum High-Level Output	V <sub>in</sub> = V <sub>IH</sub>		2.0	1.9	1.9	1.9	V
	Voltage	$ I_{out}  \le 20 \ \mu A$		4.5	4.4	4.4	4.4	
				6.0	5.9	5.9	5.9	
		V <sub>in</sub> = V <sub>IH</sub>	l <sub>out</sub>   ≤ 4.0 mA	4.5	3.98	3.84	3.7	
			$ I_{out}  \le 5.2 \text{ mA}$	6.0	5.48	5.34	5.2	
V <sub>OL</sub>	Maximum Low-Level Output	V <sub>in</sub> = V <sub>IL</sub>		2.0	0.1	0.1	0.1	V
VOL	Voltage	v <sub>in</sub> = v <sub>IL</sub>  I <sub>out</sub>   ≤ 20 μA		2.0 4.5	0.1	0.1	0.1	v
	Vollago	$ 100t  \ge 20 \mu A$		6.0	0.1	0.1	0.1	
		V <sub>in</sub> = V <sub>IL</sub>	$ _{out}  \le 4.0 \text{ mA}$ $ _{out}  \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
l <sub>in</sub>	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND		6.0	±0.1	±1.0	±1.0	μA
ICC	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$	E	6.0	4,0	40	160	μA
	Maximum Input Leakage Current Maximum Quiescent Supply Current (per Package)	O RECONTA	NE VOI	INF	OKI			


http://onsemi.com 4


				Gua	ranteed Lir	nits	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	–55°C to 25°	≤ <b>85°C</b>	≤ 125°C	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	Figures 2, 4	2.0	160	200	240	ns
	Clock to Qn		4.5	32	40	48	
			6.0	27	34	41	
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Transition	Figures 2, 4	2.0	75	95	110	ns
	Time		4.5	15	19	22	
			6.0	13	16	19	
t <sub>W</sub>	Minimum Clock Pulse Width	Figure 2	2.0	80	100	120	ns
	High or Low		4.5	16	20	24	
			6.0	4	17	20	
t <sub>su</sub>	Minimum Set-up Time	Figure 3	2.0	60	75	90	ns
	D <sub>n</sub> to Clock		4.5	12	15	<b>)</b> 18	
			6.0	10	13	15	
t <sub>su</sub>	Minimum Set-up Time	Figure 3	2.0	60	75	90	ns
	Enable to Clock		4.5	12	15	18	
			6.0	10	13	15	
t <sub>h</sub>	Minimum Hold Time	Figure 3	2.0	3	9 9	3	ns
	D <sub>n</sub> to Clock		4.5	3	3	3	
			6.0	°	3	3	
t <sub>h</sub>	Minimum Hold Time Enable to Clock	Figure 3	2.0	4	4	4	ns
		RECITACE	4.5	4	4	4	
		RENTREL	6.0	4	4	4	
f <sub>max</sub>	Maximum Clock Pulse Frequency (50% duty cycle)	Figures 2, 4	2.0	6	5	4	ns
		GERAI	4.5	30	24	20	
		AN	6.0	35	28	24	
C <sub>in</sub>	Maximum Input Capacitance	LSV.	-	10	10	10	pF
	OF	RU	T				
C <sub>PD</sub> (Note 1)	JS DET		Тур	ical @ 25°C	C, V <sub>CC</sub> = 5.0	v	pF
	Power Dissipation Capacitance	ce		35	5		

#### AC Electrical Characteristics ( $C_L$ = 50 pF, Input $t_r$ , $t_f$ = 6.0 ns)

1.  $C_{PD}$  is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from:  $I_{CC}$ (operating)  $\approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where  $N_{SW}$  = total number of outputs switching and  $f_{IN}$  = switching frequency.

#### SWITCHING WAVEFORMS










Figure 5. Expanded Logic Diagram

# semi



SOIC-20 WB

DATE 22 APR 2015

- NOTES:
   DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
   DIMENSIONS D AND E DO NOT INCLUDE MOLD
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
b	0.35	0.49			
C	0.23	0.32			
D	12.65	12.95			
E	7.40	7.60			
е	1.27	BSC			
н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7 °			

GENERIC **MARKING DIAGRAM\*** 

ХХХХХХХХХ ХХХХХХХХХ AWLYYWWG О
XXXXX = Specific Device Code A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:         98ASB42343B         Electronic versions are uncontrolled except when accessed directly from the Document Reposito           Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1		
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its pattent rights nor the rights of others.					





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right or others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>