SN54109, SN54LS109A, SN74109, SN74LS109A SDLS037 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR December 1983 - Revised March 1988

 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent $J - \overline{K}$ positiveedge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and \overline{K} inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and \overline{K} inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding \overline{K} and tying J high. They also can perform as D-type flip-flops if J and \overline{K} are tied together.

The SN54109 and SN54LS109A are characterized for operation over the full military temperature range of -55° C to 125°C. The SN74109 and SN74LS109A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)


| | IN | PUTS | | | OUT | PUTS |
|-----|-----|------|---|---|------------|------------|
| PRE | CLR | CLK | J | к | a | ā |
| L | Н | x | х | х | H | L |
| н | L | х | х | х | [L | н |
| L | L | х | х | х | н† | нţ |
| н | н | f | L | L | L | н |
| н | н | t | н | L | TOGO | GLE |
| н | н | t | Ł | н | 00 | āο |
| н | н | t | н | н | н | L |
| н | н | Ľ. | x | x | _ <u>_</u> | <u>o</u> o |

[†] The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{1L} maximum. Furthermore, this configuration is nonstable; that is, it will not persist when preset or clear return to their inactive (high) level.


SN54109, SN54LS109A . . . J OR W PACKAGE SN74109 . . . N PACKAGE SN74LS109A . . . D OR N PACKAGE (TOP VIEW)

| | 1 | \bigcup_{16} | □vcc |
|-------|---|----------------|---------------|
| 11 | 2 | 15 | |
| 1 K 🗆 | 3 | 14 |]2J |
| 1CLK | 4 | 13 |]2K |
| 1PRE | 5 | 12 |]2 <u>CLK</u> |
| 10 | 6 | 11 |]2PRE |
| 10 | 7 | 10 |]20 |
| GND | 8 | 9 |]2Õ |
| - | | | |

SN54LS109A . . . FK PACKAGE (TOP VIEW)



logic symbol[‡]




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





SN54109, SN74109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



· ′109


schematics of inputs and outputs







SN54109, SN54LS109A, SN74109, SN74LS109A DUAL J·K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



NOTE 1: Voltage values are with respect to network ground terminal.

ž



SN54109, SN74109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

| | | | | SN5410 | 09 | T | SN7410 |)9 | |
|-----------------|---------------------------------|-----------------|-----|--------|-------|------|--------|-------|----|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| ⊻ін | High-level input voltage | | 2 | · | | 2 | | | V |
| ۷iL | Low-level input voltage | | | -, | 8.0 | | | 0.8 | v |
| юн | High-level output current | | | | - 0.8 | | | - 0.8 | mA |
| IOL | Low-level output current | | | | 16 | | | 16 | mA |
| ÷ | Pulse duration | CLK high or low | 20 | | | 20 | | | |
| t _w | Fuise duration | PRE or CLR low | 20 | | | 20 | | | ns |
| tsu | Input setup time before CLK 1 | | 10 | | | 10 | | | ns |
| t _{h_} | Input hold time-data after CLK1 | | 6 | | | 6 | | | ns |
| ΤA | Operating free-air temperature | | 55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PAR | AMETER | | TEST CONDITI | 0NST | | SN5410 |)9 | | SN7410 | | |
|------|---------------|--|------------------------|---------------------------------------|------|------------------|-------|------|----------|-------|------|
| | | | | | MIN | TYP [‡] | MAX | MIN | TYP | MAX | UNIT |
| VIK | | V _{CC} = MIN, | = − 12 mA | | | | - 1.5 | | | - 1.5 | V |
| VQH | | V _{CC} = MIN, I _{OH} = – 0.8 mA | V _{IH} = 2 V, | V _{IL} ≈ 0.8 V, | 2.4 | 3,4 | | 2.4 | 3.4 | | v |
| Vol | | V _{CC} = MIN, I _{OL} = 16 mA | V _{IH} = 2 V, | V _{1L} = 0.8 V, | | 0.2 | 0.4 | | 0.2 | 0.4 | v |
| η | | V _{CC} = MAX, | Vj = 5.5 V | | | | 1 | | | 1 | mА |
| | J or R | | | | | | 40 | | _ | 40 | |
| 1 | CLR | Vcc = MAX, | V 24 V | | | | 160 | | | 160 | |
| Η | PRE or CLK | | v] - 2.4 v | | | | 80 | | | 80 | μA |
| | Jor K | | | · · · · · · · · · · · · · · · · · · · | | | - 1.6 | | · | - 1.6 | |
| | CLR1 | V _{CC} = MAX, | V - 0 4 M | | | | - 4.8 | | | - 4.8 | mΑ |
| ΊĽ | PRE | VCC - MAA, | v = 0.4 v | | | | - 3.2 | | | - 3.2 | |
| | CLK | | . . | | [| | - 3.2 | | | - 3.2 | |
| 'os§ | | V _{CC} = MAX | | | - 30 | | - 85 | - 30 | 2 - 1 11 | - 85 | mΑ |
| ICC# | | Vcc = MAX. | See Note 2 | | | 9 | 15 | | 9 | 15 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

§ Not more than one output should be shorted at a time.

[¶] Clear is tested with preset high and preset is tested with clear high.

Average per flip-flop.

NOTE 2: With all outputs open. ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST COND | MIN | ТҮР | MAX | UNIT | |
|------------------|-----------------|----------------|-------------|------------|-----|-----|------|-----|
| fmax | | | | | 25 | 33 | | MHz |
| ^t PLH | PRE | 0 | | | | 10 | 15 | ns |
| τPHL | | ā | | | | 23 | 35 | ns |
| tPLH | CLR | <u> </u> | RL = 400 Ω, | CL = 15 pF | | 10 | 15 | ns |
| tPHL | | | | | | 17 | 25 | ns |
| TPLH | CLK | Qora | | | | 10 | 16 | ns |
| tphL | SER | 4014 | _ | | | 18 | 28 | ns |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS109A, SN74LS109A DUAL J- \overline{K} POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

| | | | s | N54LS1 | 09A | S | N74LS1 | 09A | 1.1.1.1.+ |
|-----------------|--------------------------------|-----------------|------|--------|-------|------|--------|-------|-----------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| VIH | High-level input voltage | | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | 0.7 | | | 0.8 | V |
| юн | High-level output current | | 1 | | - 0,4 | | | - 0.4 | mA |
| IOL | Low-level output current | | | | 4 | | | 8 | mA |
| felock | Clock frequency | | 0 | | 25 | 0 | | 25 | MHz |
| | | CLK high | 25 | | | 25 | _ | | |
| t _w | Pulse duration | PRE or CLR low | 25 | | | 25 | | | ns |
| | | High-level data | 35 | | | 35 | | | |
| t _{su} | Setup time before CLK † | Low-level data | 25 | | | 25 | | | ns |
| th | Hold time-data after CLK↑ | | 5 | | | 5 | | | ns |
| TA | Operating free-air temperature | | - 55 | | 125 | 0 | | 70 | °c |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIO | Mot | SN | 54LS10 | Aec | SN | - דואט | | |
|---------------|--|------------------------|------------------------|------|--------|-------|------|--------|-------|-------|
| FARAMETER | | TEST CONDITIO | 11.2. | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | וואסן |
| VIK | VCC - MIN, | lj = - 18 mA | | | | - 1.5 | | - | - 1.5 | |
| VOH | V _{CC} = MIN, I _{OH} = - 0.4 mA | V _{IH} = 2 V, | V _{IL} = MAX, | 2.5 | 3.4 | | 2.7 | 3.4 | | v |
| | V _{CC} = MIN, I _{OL} = 4 mA | VIL = MAX, | V _{IH} = 2 V, | | 0.25 | 0,4 | | 0.25 | 0.4 | |
| VOL | V _{CC} = MIN, I _{OL} = 8 mA | V _{IL} = MAX, | V _{1H} = 2 V, | | | | | 0.35 | 0.5 | |
| J, K or CLK | Vcc = MAX, | V1 = 7 V | | | | 0.1 | | | 0.1 | - 1 |
| CLR or PRE | | 4 1 - 3 4 | | | | 0.2 | | | 0.2 | mA |
| J, R or CLK | Vcc = MAX, | Vi = 2.7 V | | | | 20 | | | 20 | |
| IH CLR or PRE | | v - 2,7 v | | | | 40 | | | 40 | μA |
| J, K or CLK | V _{CC} = MAX, | VI = 0.4 V | | | | - 0.4 | | | - 0.4 | |
| IL CLR or PRE | | v - 0,4 v | | | | - 0.8 | | - | - 0.8 | mA |
| OS§ | V _{CC} = MAX, | See Note 4 | | - 20 | _ | - 100 | - 20 | | - 100 | mA |
| ICC (Total) | V _{CC} = MAX, | See Note 2 | | | 4 | 8 | | 4 | 8 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

Č

¹ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. §Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_D = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | түр | мах | UNIT |
|------------------|-----------------|----------------|---|-----|-----|-----|------|
| f _{max} | | | | 25 | 33 | | MHz |
| ^t PLH | CLR, PRE | | $R_{L} = 2 k\Omega, \qquad C_{L} = 15 pF$ | | 13 | 25 | ns |
| ^t PHL | or CLK | | | | 25 | 40 | ns |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| JM38510/30109BEA | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 30109BEA | Samples |
| JM38510/30109BFA | ACTIVE | CFP | W | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 30109BFA | Samples |
| JM38510/30109BFA | ACTIVE | CFP | W | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 30109BFA | Samples |
| M38510/30109BEA | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 30109BEA | Samples |
| M38510/30109BEA | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 30109BEA | Samples |
| M38510/30109BFA | ACTIVE | CFP | W | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 30109BFA | Samples |
| M38510/30109BFA | ACTIVE | CFP | W | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 30109BFA | Samples |
| SN54LS109AJ | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SN54LS109AJ | Samples |
| SN54LS109AJ | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SN54LS109AJ | Samples |
| SN74LS109AD | OBSOLETE | SOIC | D | 16 | | TBD | Call TI | Call TI | 0 to 70 | LS109A | |
| SN74LS109AD | OBSOLETE | SOIC | D | 16 | | TBD | Call TI | Call TI | 0 to 70 | LS109A | |
| SN74LS109ADR | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS109A | Samples |
| SN74LS109ADR | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS109A | Samples |
| SN74LS109AN | ACTIVE | PDIP | Ν | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS109AN | Samples |
| SN74LS109AN | ACTIVE | PDIP | Ν | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS109AN | Samples |
| SN74LS109ANE4 | ACTIVE | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS109AN | Samples |
| SN74LS109ANE4 | ACTIVE | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS109AN | Samples |
| SN74LS109ANSR | ACTIVE | SOP | NS | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 74LS109A | Samples |
| SN74LS109ANSR | ACTIVE | SOP | NS | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 74LS109A | Samples |

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|---------------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| SNJ54LS109AJ | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SNJ54LS109AJ | Samples |
| SNJ54LS109AJ | ACTIVE | CDIP | J | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SNJ54LS109AJ | Samples |
| SNJ54LS109AW | ACTIVE | CFP | W | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SNJ54LS109AW | Samples |
| SNJ54LS109AW | ACTIVE | CFP | W | 16 | 25 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SNJ54LS109AW | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS109A, SN74LS109A :

- Catalog : SN74LS109A
- Military : SN54LS109A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74LS109ADR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LS109ANSR | SOP | NS | 16 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

7-Dec-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LS109ADR | SOIC | D | 16 | 2500 | 340.5 | 336.1 | 32.0 |
| SN74LS109ANSR | SOP | NS | 16 | 2000 | 356.0 | 356.0 | 35.0 |

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| JM38510/30109BFA | W | CFP | 16 | 25 | 506.98 | 26.16 | 6220 | NA |
| M38510/30109BFA | W | CFP | 16 | 25 | 506.98 | 26.16 | 6220 | NA |
| SN74LS109AN | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74LS109AN | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74LS109ANE4 | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74LS109ANE4 | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SNJ54LS109AW | W | CFP | 16 | 25 | 506.98 | 26.16 | 6220 | NA |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated