







CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 SCHS141J – MARCH 1998 – REVISED OCTOBER 2022

# CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger

#### 1 Features

- Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times
- · Asynchronous set and reset
- · Complementary outputs
- · Buffered inputs
- Typical  $f_{MAX}$  = 60 MHz at  $V_{CC}$  = 5 V,  $C_L$  = 15 pF,  $T_A$  = 25°C
- Fanout (over temperature range)
  - Standard outputs: 10 LSTTL loads
  - Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: -55°C to 125°C
- · Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL Logic ICs
- · HC types
  - 2 V to 6 V operation
  - High noise immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5 V
- HCT types
  - 4.5 V to 5.5 V operation
  - Direct LSTTL input logic compatibility, V<sub>IL</sub> = 0.8
     V (max), V<sub>IH</sub> = 2 V (min)
  - CMOS input compatibility, I<sub>I</sub> ≤ 1 μA at V<sub>OI</sub> , V<sub>OH</sub>

# 2 Description

The 'HC112 and 'HCT112 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.


These flip-flops have independent J, K,  $\overline{PRE}$ ,  $\overline{CLR}$ , and Clock inputs and Q and  $\overline{Q}$  outputs. They change state on the negative-going transition of the clock pulse.  $\overline{PRE}$  and  $\overline{CLR}$  are accomplished asynchronously by low-level inputs.

The HCT logic family is functionally as well as pin compatible with the standard LS logic family.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
CD54HC112F3A	CDIP (16)	24.38 mm × 6.92 mm
CD74HC112M96	SOIC (16)	9.90 mm × 3.90 mm
CD74HC112E	PDIP (16)	19.31 mm × 6.35 mm
CD74HCT112E	PDIP (16)	19.31 mm × 6.35 mm
CD74HC112NSR	SO (16)	6.20 mm × 5.30 mm
CD74HC112PW	TSSOP (16)	5.00 mm × 4.40 mm

 For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Diagram** 




# **Table of Contents**

1 Features1	7.2 Functional Block Diagram10
2 Description1	
3 Revision History2	8 Power Supply Recommendations11
4 Pin Configuration and Functions3	
5 Specifications4	
5.1 Absolute Maximum Ratings4	10 Device and Documentation Support12
5.2 Recommended Operating Conditions4	10.1 Receiving Notification of Documentation Updates 12
5.3 Thermal Information4	
5.4 Electrical Characteristics5	
5.5 Prerequisite for Switching Characteristics6	
5.6 Switching Characteristics7	
6 Parameter Measurement Information8	
7 Detailed Description10	
7.1 Overview	
3 Revision History NOTE: Page numbers for previous revisions may differ Changes from Revision I (January 2022) to Revision	
	7 to 69.3); NS (64 to 88.4); PW (108 to 137.5)
Changes from Revision H (October 2003) to Revision	on I (January 2022) Page
modern data sheet standards	and cross-references throughout the document to reflect
• Updated pin names to match current standards. CP	is now CLK; $\overline{S}$ is now $\overline{PRE}$ ; $\overline{1R}$ is now $\overline{1CLR}$ ; $\overline{2R}$ is now



# **4 Pin Configuration and Functions**



J, N, D, NS, or PW package 16-Pin CDIP, PDIP, SOIC, SO, TSSOP Top View



# **5 Specifications**

**5.1 Absolute Maximum Ratings** 

	(1)		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input diode current	For $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$		± 20	mA
Io	Drain current, per output	For -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		± 25	mA
I <sub>OK</sub>	Output diode current	For $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$		± 20	mA
Io	Output source or sink current per output pin	For $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$		± 25	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND			± 50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		<b>– 65</b>	150	°C
	Lead temperature (Soldering 10s)			300	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **5.2 Recommended Operating Conditions**

	-		MIN	MAX	UNIT
.,	Supply valtage range	HC types	2	6	V
V <sub>CC</sub>	Supply voltage range	HCT types	4.5	5.5	V
$V_I, V_O$	Input or output voltage		0	V <sub>CC</sub>	V
		2 V		1	
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall time	4.5 V		1	ms
		6 V		1	
T <sub>A</sub>	Temperature range		-55	125	°C

## **5.3 Thermal Information**

		D (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	METRIC	16 PINS	16 PINS	16 PINS	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	117.2	69.3	88.4	137.5	°C/W
R <sub>0JC (top)</sub>	Junction-to-case (top) thermal resistance	77.2	61.8	46	75.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.6	49.3	50.6	82.2	°C/W
$\Psi_{ m JT}$	Junction-to-top characterization parameter	38.1	34.6	13	25.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	75.3	49	50.2	81.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



#### **5.4 Electrical Characteristics**

DA	RAMETER	TEST	VaaAA		25℃		–40℃ to	85℃	–55℃ to	125℃	UNIT
PA	RAWE LEK	CONDITIONS <sup>(2)</sup>	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYF	PES										
	Llink laval		2	1.5			1.5		1.5		
$V_{IH}$	High level input voltage		4.5	3.15			3.15		3.15		V
	, ,		6	4.2			4.2		4.2		
	Low level		2			0.5		0.5		0.5	
$V_{IL}$	input voltage		4.5			1.35		1.35		1.35	V
	, ,		6			1.8		1.8		1.8	
	High level		2	1.9			1.9		1.9		
	output voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		
$V_{OH}$	, ,		6	5.9			5.9		5.9		V
	High level	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		
	output voltage	$I_{OH} = -5.2 \text{ mA}$	6	5.48			5.34		5.2		
	Low level		2			0.1		0.1		0.1	
	output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	
$V_{OL}$	zarpar voltago		6			0.1		0.1		0.1	V
	Low level	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	
	output voltage	I <sub>OL</sub> = 5.2 mA	6			0.26		0.33		0.4	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> or GND	6			±0.1		±1		±1	μA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> or GND	6	,	,	4		40	,	80	μA
HCT TY	PES .										
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
VOH	High level output voltage	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
V	Low level output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V
l <sub>l</sub>	Input leakage current	V <sub>CC</sub> and GND	5.5			±0.1		±1		±1	μA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> and GND	5.5			4		40		80	μA
		1PRE, 2PRE inputs held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	180		225		245	μA
	Additional	1K, 2K inputs held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	216		270		294	μÆ
ΔI <sub>CC</sub> <sup>(1)</sup>		TCLR, ZCLR inputs held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	234		292.5		318.5	μÆ
		1J, 2J, 1CLK, 2CLK inputs held at V <sub>CC</sub> -2.1	4.5 to 5.5		100	360		450		490	μA

<sup>(1)</sup> For dual-supply systems theoretical worst case ( $V_1$  = 2.4 V,  $V_{CC}$  = 5.5 V) specification is 1.8 mA.

(2)  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

# 5.5 Prerequisite for Switching Characteristics

	DADAMETED	V 00		25℃		–40℃ to	85℃	–55℃ to	125℃	UNIT
	PARAMETER	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
HC TY	PES									
		2	80			100		120		
t <sub>W</sub>	Pulse width CLK	4.5	16			20		24		ns
		6	14			17		20		
		2	80			100		120		
t <sub>W</sub>	Pulse width CLR, PRE	4.5	16			20		24		ns
		6	14			17		20		
		2	80			100		120		
t <sub>SU</sub>	Setup time J, K, to CLK	4.5	16			20		24		ns
		6	14			17		20		
		2	0			0		0		
t <sub>H</sub>	Hold time J, K, to CLK	4.5	0			0		0		ns
		6	0			0		0		
		2	80			100		120		
t <sub>REM</sub>	Removal time CLR to CLK, PRE to CLK	4.5	16			20		24		ns
	OLIV.	6	14			17		20		
		2	6			5		4		
f <sub>MAX</sub>	CLK frequency	4.5	30			25		20		MHz
		6	35			29		23		
нст т	YPES				<u>'</u>		•		'	
t <sub>SU</sub>	Pulse width CLK	4.5	16			20		24		ns
t <sub>W</sub>	Pulse width CLR, PRE	4.5	18			23		27		ns
t <sub>H</sub>	Setup time J, K, to CLK	4.5	16			20		24		ns
t <sub>REM</sub>	Hold time J, K, to CLK	4.5	3			3		3		ns
t <sub>W</sub>	Removal time CLR to CLK, PRE to CLK	4.5	20			25		30		ns
f <sub>MAX</sub>	CLK frequency	4.5	30			25		20		MHz



# **5.6 Switching Characteristics**

 $t_r$ ,  $t_f = 6 \text{ ns}$ 

PARAMETER		V 00	25℃		–40℃ to 85℃	–55℃ to 125℃	UNIT
	PARAMETER	V <sub>CC</sub> (V)	MIN TYP	MAX	MIN MAX	MIN MAX	UNII
HC TYPES	3			<u>'</u>	1		
		2		175	220	265	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, CLK to Q, $\overline{Q}$	4.5	14 <sup>(3)</sup>	35	44	53	ns
	OLIVIO Q, Q	6		30	37	45	
		2		155	195	235	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, PRE to Q, Q	4.5	13 <sup>(3)</sup>	31	39	47	ns
	THE IO &, &	6		26	33	40	
		2		180	225	270	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay,	4.5	15 <sup>(3)</sup>	36	45	54	ns
	OLIVIO Q, Q	6		31	38	46	
		2		75	95	110	
t <sub>TLH</sub> , t <sub>THL</sub> Output	Output transition time	4.5		15	19	22	ns
		6		13	16	19	
Cı	Input capacitance			10	10	10	pF
f <sub>MAX</sub>	CLK frequency	5	60 <sup>(3)</sup>				MHz
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)	5	12 <sup>(4)</sup>				pF
HCT TYPE	S			<u>"</u>			
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, CLK to Q, Q	4.5	14 <sup>(3)</sup>	35	44	53	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, PRE to Q, Q	4.5	13 <sup>(3)</sup>	32	40	48	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, CLR to Q, Q	4.5	14 <sup>(3)</sup>	37	46	56	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	4.5		15	19	22	ns
Cı	Input capacitance			10	10	10	pF
f <sub>MAX</sub>	CLK frequency	5	60 <sup>(3)</sup>				MHz
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)	5	20 <sup>(4)</sup>				pF


 <sup>(1)</sup> C<sub>PD</sub> is used to determine the dynamic power consumption, per flip-flop.
 (2) P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub> <sup>2</sup> f<sub>i</sub> + ∑ C<sub>L</sub> f<sub>o</sub> where f<sub>i</sub> = input frequency, f<sub>o</sub> = output frequency, C<sub>L</sub> = output load capacitance, V<sub>CC</sub> = supply voltage.
 (3) C<sub>L</sub> = 15 pF and V<sub>CC</sub> = 5 V.
 (4) V<sub>CC</sub> = 5 V.

## **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 6 ns.

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs




Figure 6-2. Voltage Waveforms, Standard CMOS Inputs Pulse Duration




Figure 6-3. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times





Figure 6-4. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between  $t_{\rm r}$  and  $t_{\rm f}$  is the same as  $t_{\rm t}$ .

Figure 6-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs






Figure 6-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Pulse Duration





Figure 6-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}.$ 

Figure 6-8. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs

# 7 Detailed Description


# 7.1 Overview

The 'HC112 and 'HCT112 utilize silicon-gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

These flip-flops have independent J, K,  $\overline{PRE}$ ,  $\overline{CLR}$ , and Clock inputs and Q and  $\overline{Q}$  outputs. They change state on the negative-going transition of the clock pulse.  $\overline{PRE}$  and  $\overline{CLR}$  are accomplished asynchronously by low-level inputs.

The HCT logic family is functionally and pin-compatible with the standard LS logic family.

# 7.2 Functional Block Diagram



#### 7.3 Device Functional Modes

Table 7-1. Truth Table<sup>(1)</sup>

		INPUTS			OUTPUTS			
PRE	CLR	CLK	J	К	Q	Q		
L	Н	X	X	X	Н	L		
Н	L	X	X	X	L	Н		
L	L	X	Х	Х	H <sup>(2)</sup>	H <sup>(2)</sup>		
Н	Н	_	L	L	No Change			
Н	Н	_	Н	L	Н	L		
Н	Н	_	L	Н	L	Н		
Н	Н	_	Н	Н	Toggle			
Н	Н	Н	X	X	No Cl	nange		

<sup>(1)</sup> H = high level (steady state), L = low level (steady state), X = don't care, ↓ = high-to-low transition

<sup>(2)</sup> Output states unpredictable if both  $\overline{S}$  and  $\overline{R}$  go high simultaneously after both being low at the same time.



# 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 9 Layout

## 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 30-Jul-2024

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8970201EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8970201EA CD54HCT112F3A	Samples
CD54HC112F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408801EA CD54HC112F3A	Samples
CD54HCT112F3A	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8970201EA CD54HCT112F3A	Samples
CD74HC112E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC112E	Samples
CD74HC112M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC112M	Samples
CD74HC112MT	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125	HC112M	
CD74HC112NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC112M	Samples
CD74HC112PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-55 to 125	HJ112	
CD74HC112PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ112	Samples
CD74HC112PWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ112	Samples
CD74HCT112E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT112E	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

# PACKAGE OPTION ADDENDUM

www.ti.com 30-Jul-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC112, CD54HCT112, CD74HC112, CD74HC1112:

Catalog: CD74HC112, CD74HCT112

Military: CD54HC112, CD54HCT112

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 16-Apr-2024

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC112M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC112NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC112PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC112PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 16-Apr-2024



#### \*All dimensions are nominal

The difference and from the											
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
CD74HC112M96	SOIC	D	16	2500	340.5	336.1	32.0				
CD74HC112NSR	SO	NS	16	2000	356.0	356.0	35.0				
CD74HC112PWR	TSSOP	PW	16	2000	356.0	356.0	35.0				
CD74HC112PWR	TSSOP	PW	16	2000	356.0	356.0	35.0				

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Apr-2024

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC112E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC112E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT112E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT112E	N	PDIP	16	25	506	13.97	11230	4.32

# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



# NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated