Presettable Counters

High-Performance Silicon-Gate CMOS

The MC74HC161A and HC163A are identical in pinout to the LS161 and LS163. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC161A and HC163A are programmable 4-bit binary counters with asynchronous and synchronous reset, respectively.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- THIS DEVICE PLEASENTATIVE PREPRESENTATIVE

 REPRESENTATIVE

 REP • In Compliance with the Requirements Defined by JEDEC Standard
- Chip Complexity: 192 FETs or 48 Equivalent Gates
- These are Pb-Free Devices




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



= 1 or 3

= Assembly Location

= Wafer Lot = Year = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Pin Assignment

FUNCTION TABLE

		Output			
Clock	Reset*	Load	Enable P	Enable T	Q
\	L	Х	Х	Х	Reset
	Н	L	×	X	Load Preset Data
	Н	Н	Н	Н	Count
	Н	Н	L	X	No Count
	Н	Н	X	L	No Count

*HC163A only. HC161A is an Asynchronous Reset Device H = high level, L = low level, X = don't care




Figure 2. Logic Diagram

CDEVICE/MODE TABLE

Device	Count Mode	Reset Mode		
HC161A	Binary	Asynchronous		
HC163A	Binary	Synchronous		

MAXIMUM RATINGS

Symbol	F	Parameter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		-0.5 to $V_{CC} + 0.5$	V
V _O	DC Output Voltage	(Note 1)	$-0.5 \le V_{O} \le V_{CC} + 0.5$	V
I _{IK}	DC Input Diode Current		±20	mA
I _{OK}	DC Output Diode Current		±25	mA
IO	DC Output Sink Current		±25	mA
I _{CC}	DC Supply Current per Supply Pin		±50	mA
I _{GND}	DC Ground Current per Ground Pin		±50	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case f	or 10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance	SOIC TSSOP	112 148	°C/W
P _D	Power Dissipation in Still Air at 85°C	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% - 35%	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3)	> 2000 > 200	V
ILATCHUP	Latchup Performance	Above V _{CC} and Below GND at 85°C (Note 4)	±300	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Io absolute maximum rating must be observed.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage	(Referenced to GND)	2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage	(Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 4)	$\begin{array}{c} V_{CC} = 2.0 \text{ V} \\ V_{CC} = 3.0 \text{ V} \\ V_{CC} = 4.5 \text{ V} \\ V_{CC} = 6.0 \text{ V} \end{array}$	0 0 0	1000 600 500 400	ns

^{5.} Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol V _{IH}				V _{CC}	Guar	anteed Lim	it	
V _{IH}	Parameter	Test Con	ditions	V	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
	Minimum High-Level	V _{out} = 0.1 V or V _C	c – 0.1 V	2.0	1.5	1.5	1.5	V
	Input Voltage	$ I_{out} \le 20 \mu\text{A}$		3.0	2.1	2.1	2.1	
		, 54		4.5	3.15	3.15	3.15	
				6.0	4.2	4.2	4.2	
V _{IL}	Maximum Low-Level	V _{out} = 0.1 V or V _C	_C – 0.1 V	2.0	0.5	0.5	0.5	V
	Input Voltage	$ I_{out} \le 20 \mu A$		3.0	0.9	0.9	0.9	
				4.5	1.35	1.35	1.35	
				6.0	1.8	1.8	1.8	
V_{OH}	Minimum High-Level	$V_{in} = V_{IH}$ or V_{IL}		2.0	1.9	1.9	1.9	V
	Output Voltage	$ I_{out} \leq 20 \mu A$		4.5	4.4	4.4	4.4	
				6.0	5.9	5.9	5.9	
		$V_{in} = V_{IH}$ or V_{IL}	$ I_{out} \le 3.6 \text{ mA}$	3.0	2.48	2.34	2.2	
			$ I_{out} \le 4.0 \text{ mA}$	4.5	3.98	3.84	3.7	
			$\left I_{out}\right \leq 5.2 \text{ mA}$	6.0	5.48	5.34	5.2	
V_{OL}	Maximum Low-Level	$V_{in} = V_{IH}$ or V_{IL}		2.0	0.1	0.1	0.1	V
	Output Voltage	$ I_{out} \le 20 \mu A$		4.5	0.1	0.1	0.1	
				6.0	0.1	0.1	0.1	
		$V_{in} = V_{IH}$ or V_{IL}	$ I_{out} \le 3.6 \text{ mA}$	3.0	0.26	0.33	0.4	
			$ I_{out} \le 4.0 \text{ mA}$	4.5	0.26	0.33	0.4	
			$ I_{out} \le 5.2 \text{mA}$	6.0	0.26	0.33	0.4	
l _{in}	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND		6.0	± 0.1	+10	± 1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	MEN	6.0	4.0	40	160	μΑ
			OWILLA	RIT	71			
		, QV.	111. 20)				
	05	SNOTRO	XTIVEFO) '				
	O S I S I S I S I S I S I S I S I S I S	SNOTRO	ATIVEFO)				
	HIS DEVICE R	S NOT REON	XIVEFO) '				
	HIS DEVICE R	S NOT RCO	XIVEFO					
<	HIS DEVICE	S NOT RCO	XTIVEFO					
<	Maximum Input Leakage Current Maximum Quiescent Supply Current	SNOTRO	XIVEFO					

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6.0 ns)

0			Vcc	Guai	anteed Lim		
Symbol	Parameter	Figure	V	– 55 to 25°C	≤ 85 °C	≤ 125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Note 6)	4, 10	2.0 3.0 4.5	6 15 30	5 12 24	4 10 20	MHz
t _{PLH}	Maximum Propagation Delay,	4, 10	6.0 2.0	35 120	28 160	24	ns
ΨЦН	Clock to Q	4, 10	3.0 4.5 6.0	75 20 16	120 23 20	150 28 22	110
t _{PHL}		4, 10	2.0 3.0 4.5 6.0	145 100 22 18	185 135 25 20	220 150 30 23	ns
t _{PHL}	Maximum Propagation Delay, Reset to Q (HC161A Only)	5, 10	2.0 3.0 4.5 6.0	145 100 20 17	185 135 22 19	220 150 25 21	ns
	Maximum Propagation Delay, Enable T to Ripple Carry Out	6, 10	2.0 3.0 4.5 6.0	110 60 16 14	150 115 18 15	190 140 20 17	ns
t _{PHL}		6, 10	2.0 3.0 4.5 6.0	135 100 18 15	175 130 20 16	210 160 22 20	ns
t _{PLH}	Maximum Propagation Delay, Clock to Ripple Carry Out	4, 10	2,0 3,0 4.5 6,0	120 75 22 18	160 135 27 22	200 150 30 25	ns
t _{PHL}	S NOT REONTH	4, 10	2.0 3.0 4.5 6.0	145 100 22 20	185 135 28 24	220 150 35 28	ns
	Maximum Propagation Delay, Clock to Ripple Carry Out Maximum Propagation Delay, Reset to Ripple Carry Out (HC161A Only) Maximum Output Transition Time,	5, 10	2.0 3.0 4.5 6.0	155 120 22 18	190 140 26 22	230 155 30 25	ns
	Maximum Output Transition Time, Any Output	5, 10	2.0 3.0 4.5 6.0	75 30 15 13	95 40 19 16	110 55 22 19	ns
C _{in}	Maximum Input Capacitance	4, 10	-	10	10	10	pF

^{6.} Applies to noncascaded/nonsynchronous clocked configurations only with synchronously cascaded counters. (1) Clock to Ripple Carry Out propagation delays. (2) Enable T or Enable P to Clock setup times and (3) Clock to Enable T or Enable P hold times determine f_{max}. However, if Ripple Carry out of each stage is tied to the Clock of the next stage (nonsynchronously clocked) the f_{max} in the table above is applicable. See Applications information in this data sheet.

		Typical @ 25°C, V _{CC} = 5.0 V	
C_{PD}	Power Dissipation Capacitance (Per Gate) (Note 7)	45	pF

^{7.} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

			V _{CC}	Guar	anteed Lim	it	
Symbol	Parameter	Figure	V	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t _{su}	Minimum Setup Time,	8	2.0	40	60	80	ns
	Preset Data Inputs to Clock		3.0	20	30	40	
			4.5	15	20	30	
			6.0	12	18	20	
t _{su}	Minimum Setup Time,	8	2.0	60	75	90	ns
	Load to Clock		3.0	25	30	40	
			4.5	15	20	30	
			6.0	12	18	20	
t_{su}	Minimum Setup Time,	7	2.0	60	75	90	ns
	Reset to Clock (HC163A Only)		3.0	25	30	40	
			4.5	20	25	35	
			6.0	17	23	25	
t _{su}	Minimum Setup Time, Enable T or Enable P to Clock	9	2.0 3.0	80 35	95 40	110 50	ns
	Eliable I of Eliable P to Clock		4.5	20	25	35	•
			6.0	17	23	25	
t _h	Minimum Hold Time,	8	2.0	3	3	3	ns
	Clock to Load or Preset Data Inputs		3.0	3	3	3	
	·		4.5	3	3	3	
			6.0	3	3	3	
t _h	Minimum Hold Time,	7	2.0	333	3	3	ns
	Clock to Reset (HC163A Only)		3.0	3	3	3	
			4.5	35	3	3	
		1	6,0	03.	3	3	
t _h	Minimum Hold Time,	9	2,0	3	3	3	ns
	Clock to Enable T or Enable P	MILL	3,0	3	3	3	
		" ~ ~	4.5 6.0	3	3 3	3 3	
		C/	\mathcal{O}	_			
t _{rec}	Minimum Recovery Time,	5	2.0 3.0	80 35	95 40	110 50	ns
	Reset Inactive to Clock (HC161A Only)		4.5	35 15	20	26	
	Reset Inactive to Clock (HC161A Only)	1	6.0	12	17	23	
t _{rec}	Minimum Recovery Time, Load Inactive to Clock	8	2.0	80	95	110	ns
100	Load Inactive to Clock		3.0	35	40	50	
	INOVALE, CE		4.5	15	20	26	
	EN Proposition		6.0	12	17	23	
t _w	i winimuni Puise wiatri,	4	2.0	60	75	90	ns
	Clock		3.0	25	30	40	
<	Ki,		4.5	12	15	18	
			6.0	10	13	15	
t_{w}	Minimum Pulse Width,	5	2.0	60	75	90	ns
	Reset (HC161A Only)		3.0	25	30 15	40	
			4.5 6.0	12 10	15 13	18 15	
+ +.	Maximum Input Rise and Fall Times		2.0	1000	1000	1000	nc
t _r , t _f	I Waximum input riise and i all fillies		3.0	800	800	800	ns
			4.5	500	500	500	
			6.0	400	400	400	

FUNCTION DESCRIPTION

The HC161A/163A are programmable 4-bit synchronous counters that feature parallel Load, synchronous or asynchronous Reset, a Carry Output for cascading, and count-enable controls.

The HC161A and HC163A are binary counters with asynchronous Reset and synchronous Reset, respectively.

INPUTS

Clock (Pin 2)

The internal flip-flops toggle and the output count advances with the rising edge of the Clock input. In addition, control functions, such as resetting and loading, occur with the rising edge of the Clock input.

Preset Data Inputs P0, P1, P2, P3 (Pins 3, 4, 5, 6)

These are the data inputs for programmable counting. Data on these pins may be synchronously loaded into the internal flip-flops and appear at the counter outputs. P0 (Pin 3) is the least-significant bit and P3 (Pin 6) is the most-significant bit.

OUTPUTS

Q0, Q1, Q2, Q3 (Pins 14, 13, 12, 11)

These are the counter outputs. Q0 (Pin 14) is the least-significant bit and Q3 (Pin 11) is the most-significant bit.

Ripple Carry Out (Pin 15)

When the counter is in its maximum state, 1111, this output goes high, providing an external look-ahead carry pulse that may be used to enable successive cascaded counters. Ripple Carry Out remains high only during the maximum count state. The logic equation for this output is:

Ripple Carry Out = Enable T • Q0 • Q1 • Q2 • Q3

OUTPUT STATE DIAGRAMS




Figure 3. Binary Counters

CONTROL FUNCTIONS

Resetting

A low level on the Reset pin (Pin 1) resets the internal flip-flops and sets the outputs (Q0 through Q3) to a low level. The HC161A resets asynchronously, and the HC163A resets with the rising edge of the Clock input (synchronous reset).

Loading

With the rising edge of the Clock, a low level on Load (Pin 9) loads the data from the Preset Data input pins (P0, P1, P2, P3) into the internal flip-flops and onto the output pins, Q0 through Q3. The count function is disabled as long as Load is low.

Count Enable/Disable

These devices have two count-enable control pins: Enable P (Pin 7) and Enable T (Pin 10). The devices count when these two pins and the Load pin are high. The logic equation is:


The count is either enabled or disabled by the control inputs according to Table 1. In general, Enable P is a count-enable control: Enable T is both a count-enable and a Ripple-Carry Output control.

Table 1. Count Enable/Disable

.7	Control Inpu	uts	Result at Outputs		
Load	Enable P	Enable T	Q0 – Q3	Ripple Carry Out	
Н	Н	Н	Count	High whon OO O3	
L	Н	Н	No Count	High when Q0-Q3 are maximum*	
Х	L	Н	No Count	High when Q0-Q3 are maximum*	
Х	Х	L	No Count	L	

^{*}Q0 through Q3 are maximum when Q3, Q2, Q1, Q0 = 1111.

SWITCHING WAVEFORMS




TEST CIRCUIT

Figure 9.

- GND

Figure 8.



^{*}Includes all probe and jig capacitance

Figure 10.




Figure 11. 4-Bit Binary Counter with Asynchronous Reset (MC74HC161A)

Sequence illustrated in waveforms:

- 1. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one and two.
- 4. Inhibit.




Figure 12. Timing Diagram





Figure 13. 4-Bit Binary Counter with Synchronous Reset (MC74HC163A)

TYPICAL APPLICATIONS CASCADING



NOTE: When used in these cascaded configurations the clock f_{max} guaranteed limits may not apply. Actual performance will depend on number of stages. This limitation is due to set up times between Enable (Port) and Clock.




Figure 15. Nibble Ripple Counter

TYPICAL APPLICATIONS VARYING THE MODULUS




Figure 16. Modulo-5 Counter

Figure 17. Modulo-11 Counter

The HC163A facilitates designing counters of any modulus with minimal external logic. The output is glitch-free due to FOR NEW DY the synchronous Reset.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HC161ADTG	TSSOP-16	96 Units / Tube
	(Pb-Free)	0,50.
MC74HC163ADTG	TSSOP-16 (Pb-Free)	96 Units / Tube
MC74HC161ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HC161ADR2G	SQIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC74HC161ADTR2G	TSSOP-16*	2500 Units / Tape & Reel
MC74HC163ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HC163ADR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC74HC163ADTR2G	TSSOP-16*	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}This package is inherently Pb-Free.







SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


DATE 18 OCT 2024

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







	MILLIM	ETERS			
DIM	MIN	NOM	MAX		
А	1.35	1.55	1.75		
A1	0.10	0.18	0.25		
A2	1.25	1.37	1.50		
b	0.35	0.42	0.49		
С	0.19	0.22	0.25		
D		9.90 BSC			
E		6.00 BSC			
E1		3.90 BSC			
е		1.27 BSC			
h	0.25		0.50		
L	0.40	0.83	1.25		
L1		1.05 REF			
Θ	0.		7.		
TOLERAN	CE OF FC	RM AND	POSITION		
aaa		0.10			
bbb		0.20			
ccc		0.10			
ddd		0.25	·		
eee		0.10			



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2		


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B

ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


STYLE 1:		STYLE 2:		STYLE 3:	S	TYLE 4:	
	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE. #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER. #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	
	EMITTER	12.	CATHODE	12.		12.	
13.	BASE	13.		13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT)		
3.	DRAIN. #2				COMMON DOMINI (OLITOLIT)		
	שוויאווי, דב	3.	CATHODE	3.	COMMON DRAIN (OUTPUT)		
4.		3. 4.	CATHODE	3. 4.			
4. 5.	DRAIN, #2 DRAIN, #3		CATHODE CATHODE		GATE P-CH COMMON DRAIN (OUTPUT)		
5. 6.	DRAIN, #2 DRAIN, #3 DRAIN, #3	4. 5. 6.	CATHODE CATHODE CATHODE	4. 5. 6.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE	4. 5. 6. 7.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE	4. 5. 6. 7. 8.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH		
5. 6. 7. 8.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH		
5. 6. 7. 8. 9.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	4. 5. 6. 7. 8. 9.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10. 11.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1	4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT)		
5. 6. 7. 8. 9. 10. 11. 12. 13.	DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT)		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1.27P		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DATE 19 OCT 2006






TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
М	0 °	8 °	0 °	8 °	

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales