## **12-Stage Binary Ripple Counter**

### High–Performance Silicon–Gate CMOS

The MC74C4040A is identical in pinout to the standard CMOS MC14040. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of 12 master–slave flip–flops. The output of each flip–flop feeds the next and the frequency at each output is half of that of the preceding one. The state counter advances on the negative–going edge of the Clock input. Reset is asynchronous and active–high.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the HC4040A for some designs.

### Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With JEDEC Standard No. 7A Requirements
- Chip Complexity: 398 FETs or 99.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free and are RoHS Compliant





Figure 1. Logic Diagram



### **ON Semiconductor®**

http://onsemi.com SOIC-16 TSSOP-16 **D SUFFIX** DT SUFFIX CASE 751B **CASE 948F PIN ASSIGNMENT** Q10 Q8 V<sub>CC</sub> Q11 Q9 Reset Clock Q1 16 15 14 13 12 11 10 9 1 2 7 3 4 5 6 8 Q12 Q6 Q5 Q7 Q4 Q3 Q2 GND 16-Lead Package (Top View) MARKING DIAGRAMS 1688888888 HC40 HC4040AG 40A



(Note: Microdot may be in either location)

### FUNCTION TABLE

Clock	Reset	Output State
	L	No Charge
	L	Advance to Next State
Х	Н	All Outputs Are Low

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
Vout	DC Output Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	±20	mA
l <sub>out</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins	±50	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

+Derating: SOIC Package: -7 mW/°C from 65° to 125°C TSSOP Package: -6.1 mW/°C from 65° to 125°C

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range, All Package Types		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	(Figure 2) Vo	$C_{C} = 2.0 V$ $C_{C} = 3.0 V$ $C_{C} = 4.5 V$ $C_{C} = 6.0 V$	0 0 0 0	1000 600 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

### DC CHARACTERISTICS (Voltages Referenced to GND)

		Condition		v <sub>cc</sub>	Guara	nteed Lin	nit	
Symbol	Parameter			V	–55 to 25°C	≤85°C	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$V_{out} = 0.1V \text{ or } V_{CC} \cdot  I_{out}  \le 20 \mu A$	–0.1V	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$V_{out} = 0.1V \text{ or } V_{CC} \cdot  I_{out}  \le 20 \mu A$	– 0.1V	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$\begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\  I_{out}  &\leq 20 \mu A \end{aligned}$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$	$\begin{split}  I_{out}  &\leq 2.4 \text{mA} \\  I_{out}  &\leq 4.0 \text{mA} \\  I_{out}  &\leq 5.2 \text{mA} \end{split}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V <sub>OL</sub>	Maximum Low–Level Output Voltage	$\begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\  I_{out}  &\leq 20 \mu A \end{aligned} \label{eq:Vin}$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$	$\begin{split}  I_{out}  &\leq 2.4 \text{mA} \\  I_{out}  &\leq 4.0 \text{mA} \\  I_{out}  &\leq 5.2 \text{mA} \end{split}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
l <sub>in</sub>	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND		6.0	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or GND}$ $I_{out} = 0\mu A$		6.0	4	40	160	μΑ

### **AC CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

		V <sub>CC</sub>	Guara			
Symbol	Parameter	V	–55 to 25°C	≤85°C	≤125°C	Unit
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 5)	2.0 3.0 4.5 6.0	10 15 30 50	9.0 14 28 45	8.0 12 25 40	MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Clock to Q1* (Figures 2 and 5)	2.0 3.0 4.5 6.0	96 63 31 25	106 71 36 30	115 88 40 35	ns
t <sub>PHL</sub>	Maximum Propagation Delay, Reset to Any Q (Figures 3 and 5)	2.0 3.0 4.5 6.0	65 30 30 26	72 36 35 32	90 40 40 35	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Qn to Qn+1 (Figures 4 and 5)	2.0 3.0 4.5 6.0	69 40 17 14	80 45 21 15	90 50 28 22	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 2 and 5)	2.0 3.0 4.5 6.0	75 27 15 13	95 32 19 15	110 36 22 19	ns
C <sub>in</sub>	Maximum Input Capacitance		10	10	10	pF

\* For  $T_A = 25^{\circ}C$  and  $C_L = 50$  pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:  $V_{CC} = 2.0 \text{ V}$ :  $t_P = [93.7 + 59.3 \text{ (n-1)}] \text{ ns}$   $V_{CC} = 4.5 \text{ V}$ :  $t_P = [30.25 + 14.6 \text{ (n-1)}] \text{ ns}$ 

 $V_{CC} = 3.0 \text{ V: } t_P = [61.5 + 34.4 (n-1)] \text{ ns}$ 

 $V_{CC} = 4.5 \text{ V: } t_P = [30.25 + 14.6 (n-1)] \text{ ns}$  $V_{CC} = 6.0 \text{V: } t_P = [24.4 + 12 (n-1)] \text{ ns}$ 

		Typical @ 25°C, $V_{CC}$ = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Package)*	31	pF

\* Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

### **TIMING REQUIREMENTS** (Input $t_r = t_f = 6 \text{ ns}$ )

		V <sub>cc</sub>	Guara	nteed Lin	nit	
Symbol	Parameter	V	–55 to 25°C	≤85°C	≤125°C	Unit
t <sub>rec</sub>	Minimum Recovery Time, Reset Inactive to Clock	2.0	30	40	50	ns
	(Figure 3)	3.0	20	25	30	
		4.5	5	8	12	
		6.0	4	6	9	
tw	Minimum Pulse Width, Clock	2.0	70	80	90	ns
	(Figure 2)	3.0	40	45	50	
		4.5	15	19	24	
		6.0	13	16	20	
tw	Minimum Pulse Width, Reset	2.0	70	80	90	ns
	(Figure 3)	3.0	40	45	50	
		4.5	15	19	24	
		6.0	13	16	20	
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times	2.0	1000	1000	1000	ns
	(Figure 2)	3.0	800	800	800	
		4.5	500	500	500	
		6.0	400	400	400	

### PIN DESCRIPTIONS

SWITCHING WAVEFORMS

### INPUTS

### Clock (Pin 10)


Negative–edge triggering clock input. A high–to–low transition on this input advances the state of the counter.

### Reset (Pin 11)

Active-high reset. A high level applied to this input asynchronously resets the counter to its zero state, thus forcing all Q outputs low.

# Clock 10% $t_w$ $1/f_{MAX}$ $t_{PHL}$ $t_{THL}$ $t_{THL}$

Figure 2.









Figure 4.



\*Includes all probe and jig capacitance

### Figure 5. Test Circuit

## OUTPUTS

Q1 thru Q12 (Pins 9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1) Active-high outputs. Each Qn output divides the Clock input frequency by  $2^{N}$ .




Figure 6. Expanded Logic Diagram





Figure 7. Timing Diagram

### **APPLICATIONS INFORMATION**

### Time-Base Generator

A 60Hz sinewave obtained through a 100 K resistor connected to a 120 Vac power line through a step down transformer is applied to the input of the MC54/74HC14A, Schmitt-trigger inverter. The HC14A squares–up the input waveform and feeds the HC4040A. Selecting outputs Q5, Q10, Q11, and Q12 causes a reset every 3600 clocks. The HC20 decodes the counter outputs, produces a single (narrow) output pulse, and resets the binary counter. The resulting output frequency is 1.0 pulse/minute.





### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HC4040ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HC4040ADR2G	SOIC-16 (Pb-Free)	2500 Units / Reel
NLV74HC4040ADR2G*	SOIC-16 (Pb-Free)	2500 Units / Reel
MC74HC4040ADTR2G	TSSOP-16 (Pb-Free)	2500 Units / Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

# . esteric


SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


### DATE 29 MAY 2024


DURSEM

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.








DIM	MIN NOM MAX					
A	1.35	1.55	1.75			
A1	0.00	0.05	0.10			
A2	1.35	1.50	1.65			
b	0.35	0.42	0.49			
с	0.19	0.22	0.25			
D		9.90 BSC				
E		6.00 BSC				
E1	3.90 BSC					
е	1.27 BSC					
h	0.25		0.50			
L	0.40	0.83	1.25			
L1		1.05 REF				
Θ	0.		7'			
TOLERAN	CE OF FC	RM AND	POSITION			
aaa	0.10					
bbb		0.20				
ccc	0.10					
ddd		0.25				
eee		0.10				

MILLIMETERS



DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	SOIC-16 9.90X3.90X1.50 1.27P				

onsemi and OTISETTIL are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

# onsemi

### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

DATE 29 MAY 2024

### GENERIC MARKING DIAGRAM\*

16	F	A	H	A	H	A	A	A	
		XX							
		XX	XX)	XX	XX)	XX	XX	X	
	<ul> <li>AWLYWW</li> </ul>								
1	Ŧ	H	H	H	H	H	H	Ŧ	I

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.		PIN 1.	COLLECTOR, DYE #1
2.	BASE	2.	ANODE	2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.		4.	
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT	)	
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT	)	
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH		
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	)	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT	)	
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT	)	
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH		
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH		
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	)	
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT	)	
12.	SOURCE, #3	12.	ANODE	12.		)	
13.	GATE, #2		ANODE	13.			
14.	SOURCE, #2		ANODE	14.			
15.	GATE, #1	15.	ANODE	15.		)	
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH		

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves			

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

# onsemí



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

 
 DOCUMENT NUMBER:
 98ASH70247A
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 TSSOP-16
 PAGE 1 OF 1

 onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>