MARKING

# Synchronous Presettable **Binary Counter**

# MC74AC161, MC74ACT161, MC74AC163, MC74ACT163

The MC74AC161/74ACT161 and MC74AC163/74ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters.

The MC74AC161/74ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74AC163/74ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

### Features

- Synchronous Counting and Loading
- High–Speed Synchronous Expansion
- Typical Count Rate of 125 MHz
- Outputs Source/Sink 24 mA
- 'ACT161 and 'ACT163 Have TTL Compatible Inputs
- These are Pb-Free Devices






Figure 1. Pinout: 16-Lead Packages Conductors (Top View)

### **PIN ASSIGNMENT**

PIN	FUNCTION
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
MR	('161) Asynchronous Master Reset Input
SR	('163) Synchronous Reset Input
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs
PE	Parallel Enable Input
Q <sub>0</sub> -Q <sub>3</sub>	Flip-Flop Outputs
тс	Terminal Count Output




<sup>16</sup><u>я в в в в в в</u> XXXXXXG AWLYWW CASE 751B 



### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.



\*SR for '163

Figure 2. Logic Symbol

### **FUNCTIONAL DESCRIPTION**

The MC74AC161/ACT161 and MC74AC163/ACT163 count modulo–16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip–flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '161) occur as a result of, and synchronous with, the LOW–to–HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('161), synchronous reset ('163), parallel load, count–up and hold. Five control inputs – Master Reset (MR, '161), Synchronous Reset (SR, '163), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) – determine the mode of

MODE SELECT TABLE
-------------------

* <del>SR</del>	PE	CET	CEP	Action on the Rising Clock Edge()
L	Х	Х	х	Reset (Clear)
Н	L	Х	Х	Load $(P_n \rightarrow Q_n)$
Н	н	н	н	Count (Increment)
н	н	L	Х	No Change (Hold)
Н	Н	Х	L	No Change (Hold)

\*For '163 only

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

operation, as shown in the Mode Select Table. A LOW signal on  $\overline{\text{MR}}$  overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on  $\overline{\text{SR}}$  overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{\text{PE}}$  overrides counting and allows information on the Parallel Data (P<sub>n</sub>) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{\text{PE}}$  and  $\overline{\text{MR}}$  ('161) or  $\overline{\text{SR}}$  ('163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74AC161/ACT161 and MC74AC163/ACT163 use D-type edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC74AC568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip–flops, counters or registers. Logic Equations:

> Count Enable =  $CEP \cdot CET \cdot \overline{PE}$ TC =  $Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$





Figure 3. State Diagram



operations and should not be used to estimate propagation delays.

Figure 4. Logic Diagram

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +6.5	V
VI	DC Input Voltage	$-0.5 \leq V_I \leq V_{CC} + 0.5$	V
Vo	DC Output Voltage (Note 1)	$-0.5 \leq V_O \leq V_{CC} + 0.5$	V
I <sub>IK</sub>	DC Input Diode Current	±20	mA
Ι <sub>ΟΚ</sub>	DC Output Diode Current	$\pm 50$	mA
lo	DC Output Sink/Source Current	$\pm 50$	mA
I <sub>CC</sub>	DC Supply Current per Output Pin	±50	mA
I <sub>GND</sub>	DC Ground Current per Output Pin	±50	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction temperature under Bias	+ 150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	126	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 25°C (Note 3)	995	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% - 35%	UL 94 V-0 @ 0.125 in	
$V_{\text{ESD}}$	ESD Withstand Voltage Human Body Model (Note 4) Charged Device Model (Note 5)	> 2000 > 1000	V
I <sub>Latch-Up</sub>	Latch-Up Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 6)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I<sub>O</sub> absolute maximum rating must be observed.

The package thermal impedance is calculated in accordance with JESD51–7.
 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.

4. Tested to EIA/JESD22-A114-A.

5. Tested to JESD22-C101-A.

6. Tested to EIA/JESD78.

#### Symbol Parameter Min Тур Max Unit ′AC 2.0 5.0 6.0 V<sub>CC</sub> Supply Voltage V 'ACT 4.5 5.0 5.5 $V_{CC}$ V<sub>IN</sub>, V<sub>OUT</sub> DC Input Voltage, Output Voltage (Ref. to GND) 0 \_ V V<sub>CC</sub> @ 3.0 V \_ 150 \_ Input Rise and Fall Time (Note 1) V<sub>CC</sub> @ 4.5 V 40 t<sub>r</sub>, t<sub>f</sub> \_ ns/V \_ 'AC Devices except Schmitt Inputs V<sub>CC</sub> @ 5.5 V 25 \_ \_ V<sub>CC</sub> @ 4.5 V 10 \_ \_ Input Rise and Fall Time (Note 2) ns/V t<sub>r</sub>, t<sub>f</sub> ACT Devices except Schmitt Inputs V<sub>CC</sub> @ 5.5 V 8.0 \_ \_ $\mathsf{T}_\mathsf{A}$ **Operating Ambient Temperature Range** -40 25 85 °C Output Current - High I<sub>OH</sub> -24 mΑ Output Current - Low 24 mΑ loL

### **RECOMMENDED OPERATING CONDITIONS**

1.  $V_{IN}$  from 30% to 70%  $V_{CC}$ ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2.  $V_{IN}$  from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

**DC CHARACTERISTICS** 

			74	AC	74AC			
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = –40°C to +85°C	Unit	Conditions	
			Тур	yp Guaranteed L		/p Guaranteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	v	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	v	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	v	I <sub>OUT</sub> = -50 μA	
		3.0 4.5 5.5	- - -	2.56 3.86 4.86	2.46 3.76 4.76	v	$\label{eq:VIN} \begin{array}{c} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} \\ -12 \text{ mA} \\ I_{OH} -24 \text{ mA} \\ -24 \text{ mA} \end{array}$	
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	v	I <sub>OUT</sub> = 50 μA	
		3.0 4.5 5.5	- - -	0.36 0.36 0.36	0.44 0.44 0.44	v	$\label{eq:VIN} \begin{array}{c} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} \\ 12 \text{ mA} \\ I_{OL} \\ 24 \text{ mA} \\ 24 \text{ mA} \end{array}$	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	_	±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND	
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max	
I <sub>OHD</sub>	Output Current	5.5	-	_	-75	mA	V <sub>OHD</sub> = 3.85 V Min	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	_	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

\*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

NOTE: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V<sub>CC</sub>.

### AC CHARACTERISTICS

			7	74AC161	I	74A0		
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = - to +8 C <sub>L</sub> = 5	Unit	
			Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Count Frequency	3.3 5.0	70 110	111 167	-	60 95	-	MHz
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.0 5.0	12.0 9.0	1.5 1.0	13.5 9.5	ns
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	3.3 5.0	1.5 1.5	7.0 5.0	12.0 9.5	1.5 1.5	13.0 10.0	ns
t <sub>PLH</sub>	Propagation Delay CP to TC	3.3 5.0	3.0 2.0	9.0 6.0	15.0 10.5	2.5 1.5	16.5 11.5	ns
t <sub>PHL</sub>	Propagation Delay CP to TC	3.3 5.0	3.5 2.0	8.5 6.5	14.0 11.0	2.5 2.0	15.5 11.5	ns
t <sub>PLH</sub>	Propagation Delay CET to TC	3.3 5.0	2.0 1.5	5.5 3.5	9.5 6.5	1.5 1.0	11.0 7.5	ns
t <sub>PHL</sub>	Propagation Delay CET to TC	3.3 5.0	2.5 2.0	6.5 5.0	11.0 8.5	2.0 1.5	12.5 9.5	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	3.3 5.0	2.0 1.5	6.0 5.5	12.0 9.5	1.5 1.5	13.5 10.0	ns
t <sub>PHL</sub>	Propagation Delay MR to TC	3.3 5.0	3.5 2.5	10.0 8.5	15.0 13.0	3.0 2.5	17.5 13.5	ns

\*Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

### AC CHARACTERISTICS

			7	74AC163	3	74A0		
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = - to +8 C <sub>L</sub> = 5	Unit	
			Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Count Frequency	3.3 5.0	70 110	95 140	-	60 95	-	MHz
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.5 5.5	12.5 9.0	1.5 1.0	13.5 9.5	ns
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	3.3 5.0	1.5 1.5	8.5 6.0	12.0 9.5	1.5 1.5	13.0 10.0	ns
t <sub>PLH</sub>	Propagation Delay CP to TC	3.3 5.0	3.0 2.0	9.5 7.0	15.0 10.5	2.5 1.5	16.5 11.5	ns
t <sub>PHL</sub>	Propagation Delay CP to TC	3.3 5.0	3.5 2.0	11.0 8.0	14.0 11.0	2.5 2.0	15.5 11.5	ns
t <sub>PLH</sub>	Propagation Delay CET to TC	3.3 5.0	2.0 1.5	7.5 5.5	9.5 6.5	1.5 1.0	11.0 7.5	ns
t <sub>PHL</sub>	Propagation Delay CET to TC	3.3 5.0	2.5 2.0	8.5 6.0	11.0 8.5	2.0 1.5	12.5 9.5	ns

\*Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

			7	'4AC161	74AC161	
Symbol	Parameter	V <sub>CC</sub> * (V)	T/ C	չ = +25°C ∟ = 50 pF	T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF	Unit
			Тур	Guaranteed	d Minimum	1
t <sub>s</sub>	Setup Time, HIGH or LOW P <sub>n</sub> to CP	H or LOW 3.3 6.0 13.5 16.0 5.0 3.5 8.5 10.5		ns		
t <sub>h</sub>	Hold Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	-7.0 -4.0	-1.0 0	-0.5 0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW PE to CP	3.3 5.0	6.5 4.0	11.5 7.5	14.0 8.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW PE to CP	3.3 5.0	-6.0 -3.5	0 0.5	0 1.0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.0 2.0	6.0 4.5	7.0 5.0	ns
t <sub>h</sub>	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-3.5 -2.0	0 0	0 0.5	ns
t <sub>w</sub>	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	2.0 2.0	3.5 2.5	4.0 3.0	ns
t <sub>w</sub>	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	2.0 2.0	4.0 3.0	4.5 3.5	ns
t <sub>w</sub>	MR Pulse Width, LOW	3.3 5.0	3.0 2.5	5.5 4.5	7.5 6.0	ns
t <sub>rec</sub>	Recovery Time MR to CP	3.3 5.0	-2.0 -1.0	-0.5 0	0 0.5	ns

### AC OPERATING REQUIREMENTS

\*Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

			7	'4AC163	74AC163	
Symbol	Parameter	V <sub>CC</sub> * (V)		չ = +25°C ∟ = 50 pF	T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF	Unit
			Тур	Guaranteed	d Minimum	1
t <sub>s</sub>			16.0 10.5	ns		
t <sub>h</sub>	Hold Time, HIGH or LOW P <sub>n</sub> to CP	3.3 5.0	-7.0 -5.0	-1.0 0	-0.5 0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW SR to CP	3.3 5.0	5.5 4.0	14 9.5	16.5 11.0	ns
t <sub>h</sub>	Hold Time, HIGH or LOW SR to CP	3.3 5.0	-7.5 -5.5	-1.0 -0.5	-0.5 0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW PE to CP	3.3 5.0	5.5 4.0	11.5 7.5	14.0 8.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW PE to CP	3.3 5.0	-7.5 -5.0	-1.0 -0.5	-0.5 0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5	6.0 4.5	7.0 5.0	ns
t <sub>h</sub>	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-4.5 -3.0	0 0	0 0.5	ns
t <sub>w</sub>	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0	3.5 2.5	4.0 3.0	ns
t <sub>w</sub>	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0	4.0 3.0	4.5 3.5	ns

### AC OPERATING REQUIREMENTS

\*Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

### **DC CHARACTERISTICS**

			744	СТ	74ACT		
Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = –40°C to +85°C	Unit	Conditions
			Тур	Guar	anteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	v	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> -24 mA I <sub>OH</sub> -24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA
		4.5 5.5		0.36 0.36	0.44 0.44	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $24 \text{ mA}$ $I_{OL}$ $24 \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	5.5	0.6	-	1.5	mA	$V_I = V_{CC} - 2.1 \text{ V}$
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>	Output Current	5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	_	8.0	80	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

\*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

			7	4ACT16	1	74AC		
Symbol	Parameter	V <sub>cc</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF		Unit
			Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Count Frequency	5.0	115	125	_	100	-	MHz
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	8.0	9.5	1.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay CP or Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	8.0	10.5	1.5	11.5	ns
t <sub>PLH</sub>	Propagation Delay CP to TC	5.0	2.0	11.0	11.0	1.5	12.5	ns
t <sub>PHL</sub>	Propagation Delay CP to TC	5.0	1.5	11.0	12.5	1.5	13.5	ns
t <sub>PLH</sub>	Propagation Delay CET to TC	5.0	1.5	7.5	8.5	1.5	10.0	ns
t <sub>PHL</sub>	Propagation Delay CET to TC	5.0	1.5	8.0	9.5	1.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay $\overline{MR}$ to $Q_n$	5.0	1.5	8.0	10.0	1.5	11.0	ns
t <sub>PHL</sub>	Propagation Delay MR to TC	5.0	2.5	10.0	13.5	2.0	14.5	ns

AC CHARACTERISTICS

\*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

### AC CHARACTERISTICS

			7	4ACT16	3	74AC		
Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = - to +8 C <sub>L</sub> = 5	Unit	
			Min	Тур	Max	Min	Max	
f <sub>max</sub>	Maximum Count Frequency	5.0	120	140	_	105	_	MHz
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	5.5	10.0	1.5	11.0	ns
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH or LOW)	5.0	1.5	6.0	11.0	1.5	12.0	ns
t <sub>PLH</sub>	Propagation Delay CP to TC	5.0	2.5	7.0	11.5	2.0	13.5	ns
t <sub>PHL</sub>	Propagation Delay CP to TC	5.0	3.0	8.0	13.5	2.0	15.0	ns
t <sub>PLH</sub>	Propagation Delay CET to TC	5.0	2.0	5.5	9.0	1.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay CET to TC	5.0	2.0	6.0	10.0	2.0	11.0	ns

\*Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

			7	4ACT161	74ACT161	
Symbol	Parameter		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF	Unit
			Тур	Guarantee	d Minimum	
t <sub>s</sub>	Setup Time, HIGH or LOW P <sub>n</sub> to CP	5.0	7.0	9.5	11.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW P <sub>n</sub> to CP	5.0	-3.0	0	0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW PE to CP	5.0	6.0	8.5	9.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW PE to CP	5.0	-3.5	- 0.5	- 0.5	ns
t <sub>s</sub>	Setup Time, HIGH or LOW CEP or CET to CP	5.0	4.0	5.5	6.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-2.0	0	0	ns
t <sub>w</sub>	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0	3.0	3.5	ns
t <sub>w</sub>	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.0	3.5	ns
t <sub>w</sub>	MR Pulse Width, LOW	5.0	3.0	3.0	7.5	ns
t <sub>rec</sub>	Recovery Time MR to CP	5.0	0	0	0.5	ns

### AC OPERATING REQUIREMENTS

\*Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

			7	4ACT163	74ACT163	
Symbol	Parameter		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF	Unit
			Typ Guaranteed Minimum		d Minimum	
t <sub>s</sub>	Setup Time, HIGH or LOW P <sub>n</sub> to CP	5.0	4.0	10.0	12.0	ns
t <sub>h</sub>	Hold Time, HIGH or LOW P <sub>n</sub> to CP	5.0	-5.0	0.5	0.5	ns
t <sub>s</sub>	Setup Time, HIGH or LOW SR to CP	5.0	4.0	10.0	11.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW SR to CP	5.0	-5.5	-0.5	-0.5	ns
t <sub>s</sub>	Setup Time, HIGH or LOW PE to CP	5.0	4.0	8.5	10.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW PE to CP	5.0	-5.5	-0.5	0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5	5.5	6.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-3.0	0	0.5	ns
t <sub>w</sub>	Clock Pulse Width HIGH or LOW	5.0	2.0	3.5	3.5	ns
t <sub>w</sub>	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.5	3.5	ns

#### AC OPERATING REQUIREMENTS

\*Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

### CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	45	pF	V <sub>CC</sub> = 5.0 V

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74AC163DR2G	SOIC-16	2500 / Tape & Reel
MC74ACT163DR2G	(Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



MILLIMETERS

NOM

1.55

0.18

1.37

0.42

0.22

9.90 BSC

MIN

1.35

0.10

1.25

0.35

0.19

DIM

А

Α1

A2

b

С

D

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

MAX

1.75

0.25


1.50


0.49


0.25


NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION.











\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	.27P	PAGE 1 OF 2		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

### GENERIC MARKING DIAGRAM\*

16	A	H	A.	- A	- A	A	A.	Æ
		XX)						
		XX	XX	XX	XX	XX)	XX	x
	0			NĽ				
1	H	H	Н	Н	Н	Н	Н	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	
2.		2.	ANODE	2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	••••
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	
5.		5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3
6.		6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STVLE 5		STVLE 6		STVLE 7			
STYLE 5: PIN 1	DRAIN DYE #1	STYLE 6: PIN 1	CATHODE	STYLE 7: PIN 1	SOURCE N-CH		
PIN 1.	DRAIN, DYE #1 DRAIN #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH	ì	
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH	j	
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT	) )	
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3	PIN 1. 2. 3. 4. 5. 6.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT	) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH	) ) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 13. 14. 15.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	PAGE 2 OF 2					

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>