 State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ} 	D OR N PACKAGE (TOP VIEW)
 3-State Outputs Drive Bus Lines or Buffer-Memory Address Registers 	
 ESD Protection Exceeds 2000 V Per MIL-STD-883 Method 3015 	1A 2 13 4OE 1Y 3 12 4A 2OE 4 11 4Y
 High-Impedance State During Power Up and Power Down 	$2OE \begin{bmatrix} 4 \\ 10 \end{bmatrix} 47$ $2A \begin{bmatrix} 5 \\ 10 \end{bmatrix} 3OE$ $2Y \begin{bmatrix} 6 \\ 9 \end{bmatrix} 3A$
 Package Options Include Plastic Small-Outline (D) and Standard Plastic 300-mil DIPs (N) 	GND [7 8] 3Y

description


The SN64BCT126A bus buffer features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

The SN64BCT126A is characterized for operation from – 40°C to 85°C and 0°C to 70°C.


(each buffer)								
INPU	JTS	OUTPUT						
OE	Α	Y						
Н	Н	Н						
н	L	L						
L	Х	Z						

FUNCTION TABLE

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SN64BCT126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCBS051C - AUGUST 1990 - REVISED JULY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, VI (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, Vo0	.5 V to 5.5 V
Voltage range applied to any output in the high state, Vo	0.5 V to V _{CC}
Current into any output in the low state, I _O	128 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	127°C/W
N package	78°C/W
Storage temperature range, T _{stg} –65	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative voltage rating may be exceeded if the input clamp current rating is observed.

2. The package thermal impedance is calculated in acordane with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Iк	Input clamp current			-18	mA
IOH	High-level output current			-15	mA
I _{OL}	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN64BCT126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS051C - AUGUST 1990 - REVISED JULY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	T CONDITIONS	MIN	түр†	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	Ij = -18 mA			-1.2	V
Vou		$I_{OH} = -3 \text{ mA}$	2.4	3.3		V
VOH	$V_{CC} = 4.5 V$	I _{OH} = –15 mA	2	3.1		
VOL	$V_{CC} = 4.5 V,$	I _{OH} = 64 mA		0.42	0.55	V
IOZH	V _{CC} = 5.5 V,	$V_{O} = 2.7 V$			50	μA
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50	μA
107	$V_{CC} = 0$ to 1.3 V (power up)	V _O = 2.7 V or 0.5 V, OE at 2 V			±50	
IOZ	V_{CC} = 1.3 V to 0 (power down)	down) $VO = 2.7 V OF 0.5 V, OE at 2 V$			±50	μA
l	$V_{CC} = 0,$	$V_{I} = 7 V$			0.1	mA
IIН	V _{CC} = 5.5 V,	V _I = 2.7 V			25	μA
١ _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			-20	μA
los‡	V _{CC} = 5.5 V,	$V_{O} = 0$	-100		-225	mA
ICCL	$V_{CC} = 5.5 V$			35	51	mA
Іссн	$V_{CC} = 5.5 V$			21	33	mA
ICCZ	V _{CC} = 5.5 V			5	10	mA
C _i	V _{CC} = 5 V,	$V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$		4		pF
Co	V _{CC} = 5 V,	V _O = 2.5 V or 0.5 V		9		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1	C = 5 V, = 50 pF = 500 Ω = 500 Ω	; <u>)</u> ,	CL R1 R2	= 50 pF = 500 Ω = 500 Ω	<u>),</u> <u>)</u>		UNIT
		(001101)	$T_{A} = 25^{\circ}C$		-)	T _A = −40 °C to 85 °C				
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A	Y	1.5	3.6	4.9	1.5	6.3	1.5	6.3	ns
^t PHL	A	I	2.7	5.3	6.9	2.7	7.7	2.7	7.4	115
^t PZH	05	Y	2.6	4.8	6.4	2.6	7.9	2.6	7.9	ns
^t PZL	OE	ř	3.7	6.4	8.3	3.7	10.5	3.7	10	115
^t PHZ	OE	Y	3.2	6.6	8.2	3.2	10	3.2	10	ns
^t PLZ	0L	Ŷ	3.4	6.5	8	3.4	12.3	3.4	10.7	115




SCBS051C – AUGUST 1990 – REVISED JULY 1998

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, t_f = t_f \leq 2.5 ns, duty cycle = 50%.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.
- E. When measuring propagation delay times of 3-state outputs, switch S1 is open.







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN64BCT126AD	ACTIVE	SOIC	D	14	50	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	6BCT126A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN64BCT126AD	D	SOIC	14	50	506.6	8	3940	4.32

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated