# onsemi

# Octal 3-State Noninverting Buffer/Line Driver/Line Receiver

High-Performance Silicon-Gate CMOS

# MC74HC541A, MC74HCT541A

The MC74HC541A/MC74HCT541A is identical in pinout to the LS541. The MC74HC541A inputs are compatible with Standard CMOS outputs. External pull–up resistors make them compatible with LSTTL outputs. The MC74HCT541A may be used as a level converter for interfacing TTL or NMOS outputs to high speed CMOS inputs.

The HC541A/HCT541A is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

The HC541A is similar in function to the HC540A, which has inverting outputs.

#### Features


- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7 A Requirements
- Chip Complexity: 134 FETs or 33.5 Equivalent Gates
- -Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant






SOIC-20 DW SUFFIX CASE 751D

TSSOP-20 DT SUFFIX CASE 948E



#### MARKING DIAGRAMS



(Note: Microdot may be in either location)


#### FUNCTION TABLE

	Inputs	Output V	
OE1	OE2	Α	Output Y
L	L	L	L
L	L	н	н
н	Х	Х	Z
Х	н	X X	Z

Z = High Impedance

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.



#### **MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		–0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage		–0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage		–0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Diode Current, per Pin		±20	mA
I <sub>OUT</sub>	DC Input Diode Current, Per Pin		±35	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins		±75	mA
I <sub>IK</sub>	Input Clamp Current (V <sub>IN</sub> < 0 or V <sub>IN</sub> > V <sub>CC</sub> )		±20	mA
I <sub>ОК</sub>	Output Clamp Current ( $V_{OUT} < 0$ or $V_{OUT} > V_{CC}$ )		±20	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance (Note 1)	SOIC-20W WQFN20 QFN20 TSSOP-20	96 99 111 150	°C/M
P <sub>D</sub>	Power Dissipation in Still Air at 25°C	SOIC-20W WQFN20 QFN20 TSSOP-20	1302 1256 1127 833	mW
MSL	Moisture Sensitivity	SOIC-20W All Other Packages	Level 3 Level 1	-
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V <sub>ESD</sub>	ESD Withstand Voltage (Note 2)	Human Body Model Charged Device Model	> 4000 > 1000	V
ILATCHUP	Latchup Performance (Note 3)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.

2. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

3. Tested to EIA/JÉSD78 Class II.

t<sub>r</sub>, t<sub>f</sub>

#### **RECOMMENDED OPERATING CONDITIONS**

Input Rise or Fall Time

Symbol	Parameter	Min	Max	Unit
MC74HC				
V <sub>CC</sub>	DC Supply Voltage	2.0	6.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Note 4)		V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free-Air Temperature	55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time $V_{CC} = V_{CC} = V_{C$	4.5 V 0	1000 500 400	ns
MC74HCT				
V <sub>CC</sub>	DC Supply Voltage	4.5	5.5	V
$V_{\text{IN}}, V_{\text{OUT}}$	DC Input Voltage, Output Voltage (Note 4)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free-Air Temperature	55	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

0

500

ns

4. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

#### DC CHARACTERISTICS (MC74HC541A)

				Gua	ranteed Li	imit	
Symbol	Parameter	Condition	V <sub>CC</sub> V	–55 to 25°C	≤ <b>85°C</b>	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> = 0.1 V  I <sub>OUT</sub>   ≤ 20 μA	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$V_{OUT} = V_{CC} - 0.1 V$ $ I_{OUT}  \le 20 \ \mu A$	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>IN</sub> = V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μΑ	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$\label{eq:VIN} \begin{split} V_{\text{IN}} = V_{\text{IL}} &  I_{\text{OUT}}  \leq 3.6 \text{ mA} \\  I_{\text{OUT}}  \leq 6.0 \text{ mA} \\  I_{\text{OUT}}  \leq 7.8 \text{ mA} \end{split}$	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>IN</sub> = V <sub>IH</sub>  I <sub>OUT</sub>   ≤ 20 μΑ	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\label{eq:VIN} \begin{array}{ll} V_{IN} = V_{IH} & & \left I_{OUT}\right  \leq 3.6 \text{ mA} \\ \left I_{OUT}\right  \leq 6.0 \text{ mA} \\ \left I_{OUT}\right  \leq 7.8 \text{ mA} \end{array}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum 3-State Leakage Current	$ \begin{array}{l} Output \text{ in High Impedance State} \\ V_{IN} = V_{IL} \text{ or } V_{IH} \\ V_{OUT} = V_{CC} \text{ or GND} \end{array} $	6.0	±0.5	±5.0	±10.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \ \mu A$	6.0	4	40	160	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### AC CHARACTERISTICS (MC74HC541A)

			Gu	aranteed Li	mit	
Symbol	Parameter	V <sub>CC</sub> V	–55 to 25°C	≤85°C	≤125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 3)	2.0 3.0 4.5 6.0	80 30 18 15	100 40 23 20	120 55 28 25	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 3)	2.0 3.0 4.5 6.0	110 45 25 21	140 60 31 26	165 75 38 31	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 3)	2.0 3.0 4.5 6.0	110 45 25 21	140 60 31 26	165 75 38 31	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 2 and 3)	2.0 3.0 4.5 6.0	60 22 12 10	75 28 15 13	90 34 18 15	ns
C <sub>IN</sub>	Maximum Input Capacitance		10	10	10	pF
C <sub>OUT</sub>	Maximum 3-State Output Capacitance (High Impedance State Output)		15	15	15	pF

		Typical @ 25°C, $V_{CC}$ = 5.0 V, $V_{EE}$ = 0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Buffer) (Note 5)	35	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

#### DC CHARACTERISTICS (MC74HCT541A)

			v <sub>cc</sub>	Guara	nteed Lin	nit	
Symbol	Parameter	Condition	v	–55 to 25°C	≤ <b>85°C</b>	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$\label{eq:Vout} \begin{split} V_{out} = 0.1 V \text{ or } V_{CC} & - 0.1 \ V \\ & \left  I_{out} \right  \leq 20 \ \mu A \end{split}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
VIL	Maximum Low-Level Input Voltage	$\label{eq:Vout} \begin{split} V_{out} = 0.1 V \text{ or } V_{CC} - 0.1 \ V \\ \left  I_{out} \right  \leq 20 \ \mu A \end{split}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL} \label{eq:Vin}  I_{out}  \leq 20 \; \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH} \text{ or } V_{IL} \qquad  I_{out}  \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.70	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL} \label{eq:Vin}  I_{out}  \leq 20 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL} \qquad  I_{out}  \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.40	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5	±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum 3-State Leakage Current	$\begin{array}{l} \text{Output in High Impedance State} \\ \text{V}_{in} = \text{V}_{IL} \text{ or V}_{IH} \\ \text{V}_{out} = \text{V}_{CC} \text{ or GND} \end{array}$	5.5	±0.5	±5.0	±10.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0 \ \mu A$	5.5	4	40	160	μΑ
$\Delta I_{CC}$	Additional Quiescent Supply Current	V <sub>in</sub> = 2.4 V, Any One Input		≥ <b>-55°C</b>	25 to	125°C	
		$V_{in} = V_{CC}$ or GND, Other Inputs $I_{out} = 0 \ \mu A$	5.5	2.9	2	.4	mA


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 6. Total Supply Current =  $I_{CC} + \Sigma\Delta I_{CC}$ .

#### AC CHARACTERISTICS (MC74HCT541A)

		Guara	inteed Lim	it	
Symbol	Parameter	–55 to 25°C	≤ <b>85°C</b>	≤125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 3)	23	28	32	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 3)	30	34	38	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 3)	30	34	38	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 2 and 3)	12	15	18	ns
C <sub>in</sub>	Maximum Input Capacitance	10	10	10	pF
C <sub>out</sub>	Maximum 3-State Output Capacitance (Output in High Impedance State)	15	15	15	pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Buffer)*	55	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. \*Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .



Test	Switch Position	CL	RL
t <sub>PLH</sub> / t <sub>PHL</sub>	Open	50 pF	1 kΩ
t <sub>PLZ</sub> / t <sub>PZL</sub>	V <sub>CC</sub>		
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND		

• V<sub>IN</sub>

GND


V<sub>CC</sub>

VOL

V<sub>OH</sub>

- ~ GND

 $^{\ast}\text{C}_{\text{L}}$  Includes probe and jig capacitance



#### Figure 2. Test Circuit

Device	V <sub>IN</sub> , V	V <sub>m</sub> , V
MC74HC541A	V <sub>CC</sub>	50% x V <sub>CC</sub>
MC74HCT541A	3 V	1.3 V

#### **PIN DESCRIPTIONS**

#### INPUTS

#### A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9)

Data input pins. Data on these pins appear in non-inverted form on the corresponding Y outputs, when the outputs are enabled.

#### CONTROLS

#### OE1, OE2 (PINS 1, 19)

Output enables (active-low). When a low voltage is applied to both of these pins, the outputs are enabled and the

device functions as an non-inverting buffer. When a high voltage is applied to either input, the outputs assume the high impedance state.

#### OUTPUTS

# Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11)

Device outputs. Depending upon the state of the output enable pins, these outputs are either non-inverting outputs or high-impedance outputs.




Figure 4. Logic Detail

#### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
MC74HC541ADWG	HC541A	SOIC-20 Wide	38 Units / Rail
MC74HC541ADWR2G	HC541A	SOIC-20 Wide	1000 / Tape & Reel
MC74HC541ADWR2G-Q*	HC541A	SOIC-20 Wide	1000 / Tape & Reel
MC74HC541ADTG	HC 541A	TSSOP-20	75 Units / Rail
MC74HC541ADTR2G	HC 541A	TSSOP-20	2500 / Tape & Reel
MC74HC541ADTR2G-Q*	HC 541A	TSSOP-20	2500 / Tape & Reel
MC74HCT541ADWG	HCT541A	SOIC-20 Wide	38 Units / Rail
MC74HCT541ADWR2G	HCT541A	SOIC-20 Wide	1000 / Tape & Reel
MC74HCT541ADTR2G	HCT 541A	TSSOP-20	2500 / Tape & Reel
MC74HCT541ADTR2G-Q*	HCT 541A	TSSOP-20	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

# semi



SOIC-20 WB

DATE 22 APR 2015

- NOTES:
   DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
   DIMENSIONS D AND E DO NOT INCLUDE MOLD
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
b	0.35	0.49	
C	0.23	0.32	
D	12.65	12.95	
E	7.40	7.60	
е	1.27 BSC		
H	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

GENERIC **MARKING DIAGRAM\*** 


20	A	<u> </u>	<b>a</b>
	С	XXXXXXXXXXXX XXXXXXXXXXXX AWLYYWWG	
1 1	H	88888888	J
A W Y	′L Y	<ul> <li>(XX = Specific Device ( = Assembly Locati</li> <li>Wafer Lot</li> <li>Year</li> <li>Work Week</li> </ul>	
Ŵ	W	/ = Work Week	

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>