

CDx4AC245, CDx4ACT245 Octal-Bus Transceiver, Three-State, Non-Inverting

1 Features

- Buffered inputs
- Typical propagation delay
 - 4ns at $V_{CC} = 5V$, $T_A = 25^\circ C$, $C_L = 50pF$
- SCR-latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST™/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and balanced noise immunity at 30% of the supply
- $\pm 24mA$ output drive current
 - Fanout to 15 FAST™ ICs
 - Drives 50 Ω transmission line


2 Description

The 'AC245 and 'ACT245 are octal-bus transceivers that utilize Advanced CMOS Logic technology.

Device Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ | BODY SIZE ⁽³⁾ |
|--------------------------|------------------------|-----------------------------|--------------------------|
| CD74AC245/ CD74ACT245 | N (PDIP, 20) | 24.33mm × 9.4mm | 24.33mm × 6.35mm |
| | DW (SOIC, 20) | 12.80mm × 10.3mm | 12.80mm × 7.50mm |
| CD54AC245/ CD54ACT245 | J (CDIP, 20) | 24.2mm × 7.62mm | 24.2mm × 6.92mm |
| CD74ACT245 | DB (SSOP, 20) | 7.2mm × 7.8mm | 7.2mm × 5.3mm |

- (1) For more information, see [Section 10](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



Table of Contents

| | | | |
|--|----|--|----|
| 1 Features | 1 | 6.3 Device Functional Modes..... | 11 |
| 2 Description | 1 | 7 Application and Implementation | 12 |
| 3 Pin Configuration and Functions | 3 | 7.1 Power Supply Recommendations..... | 12 |
| 4 Specifications | 4 | 7.2 Layout..... | 12 |
| 4.1 Absolute Maximum Ratings..... | 4 | 8 Device and Documentation Support | 13 |
| 4.2 Recommended Operating Conditions..... | 4 | 8.1 Documentation Support..... | 13 |
| 4.3 Thermal Information..... | 4 | 8.2 Receiving Notification of Documentation Updates... | 13 |
| 4.4 Electrical Characteristics..... | 5 | 8.3 Support Resources..... | 13 |
| 4.5 Switching Characteristics..... | 6 | 8.4 Trademarks..... | 13 |
| 4.6 Timing Diagrams | 8 | 8.5 Electrostatic Discharge Caution..... | 13 |
| 5 Parameter Measurement Information | 10 | 8.6 Glossary..... | 13 |
| 6 Detailed Description | 11 | 9 Revision History | 13 |
| 6.1 Overview..... | 11 | 10 Mechanical, Packaging, and Orderable Information | 14 |
| 6.2 Functional Block Diagram..... | 11 | | |

3 Pin Configuration and Functions




Figure 3-1. CD54AC245, CD54ACT245 (CERDIP), CD74AC245, CD74ACT245 (PDIP, SOIC, SSOP) Top View

Pin Functions

| PIN | | TYPE ¹ | DESCRIPTION |
|-----|-----------------|-------------------|-----------------|
| NO. | NAME | | |
| 1 | DIR | I/O | Direction Pin |
| 2 | A0 | I/O | A1 Input/Output |
| 3 | A1 | I/O | A2 Input/Output |
| 4 | A2 | I/O | A3 Input/Output |
| 5 | A3 | I/O | A4 Input/Output |
| 6 | A4 | I/O | A5 Input/Output |
| 7 | A5 | I/O | A6 Input/Output |
| 8 | A6 | I/O | A7 Input/Output |
| 9 | A7 | I/O | A8 Input/Output |
| 10 | GND | — | Ground Pin |
| 11 | B7 | I/O | B7 Input/Output |
| 12 | B6 | I/O | B6 Input/Output |
| 13 | B5 | I/O | B5 Input/Output |
| 14 | B4 | I/O | B4 Input/Output |
| 15 | B3 | I/O | B3 Input/Output |
| 16 | B2 | I/O | B2 Input/Output |
| 17 | B1 | I/O | B1 Input/Output |
| 18 | B0 | I/O | B0 Input/Output |
| 19 | \overline{OE} | I/O | Output Enable |
| 20 | V _{CC} | — | Power Pin |

(1) Signal Types: I = Input, O = Output, I/O = Input or Output

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|--------------------------------|--|---|------|-------|------|
| V _{CC} | Supply voltage | | -0.5 | 6 | V |
| I _{IK} | Input diode current | V _I < -0.5V or V _I > V _{CC} + 0.5V | | ± 20 | mA |
| I _{OK} | Output diode current | V _O < -0.5V or V _O > V _{CC} + 0.5V | | ± 50 | mA |
| I _O | Output source or sink current per output pin | V _O > -0.5V or V _O < V _{CC} + 0.5V | | ± 50 | mA |
| I _{OK} ⁽²⁾ | V _{CC} or ground current | I _{CC} or I _{GND} | | ± 100 | mA |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) For up to 4 outputs per device, add ±25mA for each additional output.

4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | CDx4AC245 | | CDx4ACT245 | | UNIT |
|---------------------------------|-------------------------------|--------------|-----------------|------------|-----------------|------|
| | | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage ⁽¹⁾ | 1.5V | 5.5V | 4.5V | 5.5V | V |
| V _I , V _O | Input or Output Voltage | 0V | V _{CC} | 0V | V _{CC} | V |
| dt/dv | Input Rise and Fall Slew Rate | 1.5V to 3V | 50 | | | ns |
| | | 3.6V to 5.5V | 20 | | | |
| | | 4.5V to 5.5V | | | 10 | |
| T _A | Temperature range | -55 | 125 | -55 | 125 | °C |

- (1) Unless otherwise specified, all voltages are referenced to ground.

4.3 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | CDx4AC14/ CDx4ACT14 | | | UNIT |
|-------------------------------|--|---------------------|-----------|-----------|------|
| | | N (PDIP) | DW (SOIC) | DB (SSOP) | |
| | | 20 PINS | | | |
| R _{θJA} | Junction-to-ambient thermal resistance | 69 | 98.6 | 105.4 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

4.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | V_{CC} | $T_A = 25^\circ\text{C}$ | | $-40^\circ\text{C TO } 85^\circ\text{C}$ | | $-55^\circ\text{C TO } 125^\circ\text{C}$ | | UNIT | |
|-----------|---------------------------|----------------------|------------------|--------------------------|------|--|------|---|----------|---------------|---|
| | V_I (V) | I_O (mA) | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| AC TYPES | | | | | | | | | | | |
| V_{IH} | High-level input voltage | | 1.5 | 1.2 | | 1.2 | | 1.2 | | V | |
| | | | 3 | 2.1 | | 2.1 | | 2.1 | | | |
| | | | 5.5 | 3.85 | | 3.85 | | 3.85 | | | |
| V_{IL} | Low-level input voltage | V_{IL} | 1.5 | | 0.3 | | 0.3 | | 0.3 | V | |
| | | | 3 | | 0.9 | | 0.9 | | 0.9 | | |
| | | | 5.5 | | 1.65 | | 1.65 | | 1.65 | | |
| V_{OH} | High-level output voltage | V_{IH} or V_{IL} | -0.05 | 1.5 | 1.4 | | 1.4 | | 1.4 | V_{VOH} | |
| | | | -0.05 | 3 | 2.9 | | 2.9 | | 2.9 | | |
| | | | -0.05 | 4.5 | 4.4 | | 4.4 | | 4.4 | | |
| | | | -4 | 3 | 2.58 | | 2.48 | | 2.4 | | |
| | | | -24 | 4.5 | 3.94 | | 3.8 | | 3.7 | | |
| | | | -75 | 5.5 | | | 3.85 | | | | |
| V_{OL} | Low-level output voltage | V_{IH} or V_{IL} | 0.05 | 1.5 V | | 0.1 | | 0.1 | 0.1 | V | |
| | | | 0.05 | 3 V | | 0.1 | | 0.1 | 0.1 | | |
| | | | 0.05 | 4.5 V | | 0.1 | | 0.1 | 0.1 | | |
| | | | 12 | 3 V | | 0.36 | | 0.44 | 0.5 | | |
| | | | 24 | 4.5 V | | 0.36 | | 0.44 | 0.5 | | |
| | | | 75 ¹ | 5.5 V | | | | 1.65 | | | |
| I_I | Input leakage current | V_{CC} or GND | 5.5 | | | ± 0.1 | | ± 1 | ± 1 | μA | |
| | | | 5.5 V | | | ± 0.5 | | ± 5 | ± 10 | | |
| | | | 5.5 V | | | 8 | | 80 | 160 | | |
| | | | 5.5 V | | | | | | | | |
| | | | 5.5 V | | | | | | | | |
| | | | 5.5 V | | | | | | | | |
| ACT TYPES | | | | | | | | | | | |
| V_{IH} | High-level input voltage | | | 4.5 V to 5.5 V | 2 | | 2 | | 2 | V | |
| V_{IL} | Low-level input voltage | | | 4.5 V to 5.5 V | | 0.8 | | 0.8 | | V | |
| V_{OH} | High-level output voltage | V_{IH} or V_{IL} | -0.05 | 4.5 V | 4.4 | | 4.4 | | 4.4 | 0.8 | V |
| | | | -24 | 4.5 V | 3.94 | | 3.8 | | 3.7 | | |
| | | | -75 ¹ | 5.5 V | | | 3.85 | | | | |
| | | | -50 | 5.5 V | | | | | 3.85 | | |

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | V _{CC} | T _A = 25°C | | -40°C TO 85°C | | -55°C TO 125°C | | UNIT |
|--|--|---------------------|-----------------|-----------------------|-----|---------------|-----|----------------|-----|------|
| | V _I (V) | I _O (mA) | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{OL} Low-level output voltage | V _{IH} or V _{IL} | 0.05 | 4.5 | 0.1 | | 0.1 | | 0.1 | | V |
| | | 24 | 4.5 | 0.36 | | 0.44 | | 0.5 | | |
| | | 75 ¹ | 5.5 | | | 1.65 | | | | |
| | | 50 ¹ | 5.5 | | | | | 1.65 | | |
| | | | | | | | | | V | |
| I _I Input leakage current | V _{CC} or GND | | 5.5 V | ± 0.1 | | ± 1 | | ± 1 | | μA |
| I _{OZ} Three-state or leakage current | V _{IH} or V _{IL} , V _O = V _{CC} or GND | | 5.5 V | ± 0.5 | | ± 5 | | ± 10 | | μA |
| I _{CC} Quiescent supply current MSI | V _{CC} or GND | 0 | 5.5 V | 8 | | 80 | | 160 | | μA |
| Δ I _{CC} Additional supply current per input pin TTL inputs high 1 unit load | V _{CC} -2.1 | | 4.5 to 5.5 | 2.4 | | 2.8 | | 3 | | mA |

1. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. Test verifies a minimum 50Ω transmission-line-drive capability at 85°C, 75Ω at 125°C.

4.5 Switching Characteristics

Input t_r, t_f = 3ns, C_L = 50pF (Worst Case). Over recommended operating free-air temperature range (unless otherwise noted) (see [Load Circuit and Voltage Waveforms](#))

| PARAMETER | V _{CC} (V) | -40°C TO 85°C | | | -55°C TO 125°C | | | UNIT |
|--|---------------------|---------------|-----|------|----------------|-----|------|------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| AC TYPES | | | | | | | | |
| t _{PLH} , t _{PHL} Propagation delay, data to output | 1.5 | | | 96 | | | 106 | ns |
| | 3.3 | 3.2 | | 10.8 | 3 | | 11.9 | |
| | 5 | 2.2 | | 7.7 | 2.1 | | 8.5 | |
| t _{PLZ} , t _{PHZ} Propagation delay, output disable to output | 1.5 | | | 159 | | | 175 | ns |
| | 3.3 | 4.7 | | 15.9 | 4.4 | | 17.5 | |
| | 5 | 3.7 | | 12.7 | 3.5 | | 14 | |
| t _{PZL} , t _{PZH} Propagation delay, output enable to output | 1.5 | | | 159 | | | 175 | ns |
| | 3.3 | 5.6 | | 19 | 5.3 | | 21 | |
| | 5 | 3.7 | | 12.7 | 3.5 | | | |
| V _{OHV} Minimum (Valley) V _{OH} During switching of other outputs (output under test not switching) | 5 | 4 at 25°C | | | 4 at 25°C | | | V |

Input t_r , $t_f = 3\text{ns}$, $C_L = 50\text{pF}$ (Worst Case). Over recommended operating free-air temperature range (unless otherwise noted) (see [Load Circuit and Voltage Waveforms](#))

| PARAMETER | | V_{CC} (V) | -40°C TO 85°C | | | -55°C TO 125°C | | | UNIT |
|-----------------------|---|--------------|---------------|-----|------|----------------|-----|------|------|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| V_{OLP} | Maximum (Peak) V_{OL} During switching of other outputs (output under test not switching) | 5 | 1 at 25°C | | | 1 at 25°C | | | V |
| C_O | Three-state output capacitance | | 15 | | | 15 | | | pF |
| C_I | Input capacitance | | 10 | | | 10 | | | pF |
| C_{PD} | Power dissipation capacitance | | 57 | | | 57 | | | pF |
| ACT TYPES | | | | | | | | | |
| t_{PLH} , t_{PHL} | Propagation delay, data to output | 5 | 2.7 | | 9.1 | 2.5 | | 10 | ns |
| t_{PLZ} , t_{PHZ} | Propagation delay, output disable to output | 5 | 3.7 | | 12.7 | 3.5 | | 14 | ns |
| t_{PZL} , t_{PZH} | Propagation delay, output enable to output | 5 | 3.8 | | 13.1 | 3.6 | | 14.4 | ns |
| V_{OHV} | Minimum (Valley) V_{OH} During switching of other outputs (output under test not switching) | 5 | 4 at 25°C | | | 4 at 25°C | | | V |
| V_{OLP} | Maximum (Peak) V_{OL} During switching of other outputs (output under test not switching) | 5 | 1 at 25°C | | | 1 at 25°C | | | V |
| C_O | Three-state output capacitance | | 15 | | | 15 | | | pF |
| C_I | Input capacitance | | 10 | | | 10 | | | pF |
| C_{PD} | Power dissipation capacitance | | 57 | | | 57 | | | pF |

- Limits tested 100%
- 3.3V Min is at 3.6V, Max is at 3V
- 5V Min is at 5.5V, Max is at 4.5V
- CPD is used to determine the dynamic power consumption per channel
 - AC: $PD = V_{CC}^2 f_i (CPD + CL)$
 - ACT: $PD = V_{CC}^2 f_i (CPD + CL) + V_{CC} \Delta ICC$ where f_i = input frequency, CL = output load capacitance, V_{CC} = supply voltage

4.6 Timing Diagrams




Figure 4-1. THREE-STATE PROPAGATION DELAY TIMES AND TEST CIRCUIT

Figure 4-1. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS





Figure 4-3. PROPAGATION DELAY TIMES




NOTE: For AC Series Only: When $V_{CC} = 1.5V$, $R_L = 1k\Omega$.

Table 4-1.




| | AC | ACT |
|---------------------------------|--------------|--------------|
| Input Level | V_{CC} | 3V |
| Input Switching Voltage, V_S | $0.5 V_{CC}$ | 1.5V |
| Output Switching Voltage, V_S | $0.5 V_{CC}$ | $0.5 V_{CC}$ |

Figure 4-4. PROPAGATION DELAY TIMES

5 Parameter Measurement Information



| PARAMETER | | R_L | C_L | S1 | S2 |
|-------------------|-----------|--------------|-----------------|--------|--------|
| t_{en} | t_{pZH} | 1 k Ω | 50 pF or 150 pF | Open | Closed |
| | t_{pZL} | | | Closed | Open |
| t_{dis} | t_{pHZ} | 1 k Ω | 50 pF | Open | Closed |
| | t_{pLZ} | | | Closed | Open |
| t_{pd} or t_t | | -- | 50 pF or 150 pF | Open | Open |




6 Detailed Description

6.1 Overview

The 'AC245 and 'ACT245 are non-inverting three-state bidirectional transceiver-buffers intended for two-way transmission from “A” bus to “B” bus or “B” bus to “A”. The logic level present on the direction input (DIR) determines the data direction. When the output enable input (\overline{OE}) is HIGH, the outputs are in the high-impedance state.

6.2 Functional Block Diagram



Logic Diagram (Positive Logic)

6.3 Device Functional Modes

[Function Table](#) lists the function modes of the CDx4AC245, CDx4ACT245.

Table 6-1. Function Table

| INPUTS ⁽¹⁾ | | OPERATION |
|-----------------------|-----|-----------------|
| \overline{OE} | DIR | |
| L | L | B data to A bus |
| L | H | A data to B bus |
| H | X | Isolation |

(1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the [Section 4.2](#).

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μF is recommended; if there are multiple V_{CC} pins, then 0.01 μF or 0.022 μF is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and a 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. [Section 7.2.2](#) specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

7.2.2 Layout Example




Figure 7-1. Layout Diagram

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| CD54AC245 | Click here | Click here | Click here | Click here | Click here |
| CD74AC245 | Click here | Click here | Click here | Click here | Click here |
| CD54ACT245 | Click here | Click here | Click here | Click here | Click here |
| CD74ACT245 | Click here | Click here | Click here | Click here | Click here |

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (May 2023) to Revision D (April 2024) Page

- Added *Application and Implementation* section, *Device and Documentation Support* section, and package size to *Device Information* table..... **1**
- Updated RθJA values: DW = 58 to 98.6, DB = 70 to 105.4, all values in °C/W **4**

Changes from Revision B (April 2002) to Revision C (May 2023) Page

- Added *Package Information* table, *Pin Functions* table, and *Thermal Information* table..... **1**

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated