### SN74F125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SDFS016B - JANUARY 1989 - REVISED JULY 2002

#### 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers

#### description/ordering information

The SN74F125 features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable  $(\overline{OE})$  input is high.

1OE   1   14   V <sub>CC</sub> 1A   2   13   4OE     1Y   3   12   4A     2OE   4   11   4Y     2A   5   10   3OE     2Y   6   9   3A     GND   7   8   3Y	D, DB, N (	, or NS Top VI		KAGE
	1A [ 1Y [ 2OE [ 2A [ 2Y [	3 4 5 6	13 12 11 10	40E 4A 4Y 30E 3A

	TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
		PDIP – N	Tube	SN74F125N	SN74F125N						
	0°C to 70°C	SOIC – D	Tube	SN74F125D	F125						
		30IC - D	Tape and reel	SN74F125DR	F 120						
		SOP – NS		SN74F125NSR	74F125						
		SSOP – DB	Tape and reel	SN74F125DBR	F125						

## ORDERING INFORMATION

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each buffer)										
INPUTS OUTPUT										
OE	Α	Y								
L	Н	Н								
L	L	L								
н	Х	Z								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

## SN74F125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SDFS016B – JANUARY 1989 – REVISED JULY 2002

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, V <sub>I</sub> (see Note 1) Input current range Voltage range applied to any output in the disable Voltage range applied to any output in the high st Current into any output in the low state Package thermal impedance, $\theta_{JA}$ (see Note 2): D	-0.5 V to 7 V -1.2 V to 7 V -30 mA to 5 mA ed or power-off state0.5 V to 5.5 V tate
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Iк	Input clamp current			-18	mA
ЮН	High-level output current			- 15	mA
IOL	Low-level output current			64	mA
Т <sub>А</sub>	Operating free-air temperature	0		70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



## SN74F125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SDFS016B – JANUARY 1989 – REVISED JULY 2002

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	-	TEST CONDITIONS				UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lı = – 18 mA			-1.2	V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 3 mA	2.4	3.3		
VOH	VCC = 4.5 V	I <sub>OH</sub> = – 15 mA	2	3.1		V
	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 3 mA	2.7			
V <sub>OL</sub>	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 64 mA		0.4	0.55	V
lı	$V_{CC} = 0,$	V <sub>I</sub> = 7 V			0.1	mA
Чн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
IIL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			-20	μΑ
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50	μΑ
IOZL	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-50	μΑ
los‡	V <sub>CC</sub> = 5.5 V,	VO = 0	-100		-225	mA
ІССН	V <sub>CC</sub> = 5.5 V,	Outputs open		17	24	mA
ICCL	V <sub>CC</sub> = 5.5 V,	Outputs open		28	40	mA
ICCZ	V <sub>CC</sub> = 5.5 V,	Outputs open		25	35	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
<sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	CI RI	CC = 5 V _ = 50 pl _ = 500 9 _ = 25°C	<b>F,</b> Ω,	V <sub>CC</sub> = 4.5 C <sub>L</sub> = 50 pF R <sub>L</sub> = 500 G T <sub>A</sub> = MIN t	UNIT	
			MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> PLH	A	v	1.2	3.6	6	1.2	6.5	ns
<sup>t</sup> PHL		Ŷ	2.2	5.1	7.5	2.2	8	115
<sup>t</sup> PZH	ŌĒ	Y	2.7	5.1	7.5	2.7	8.5	ns
<sup>t</sup> PZL	UE		3.2	5.6	8	3.2	9	115
<sup>t</sup> PHZ	ŌĒ	V	1	3.1	5	1	6	
<sup>t</sup> PLZ	UE	OE Y	1	3.1	5.5	1	6	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



### SN74F125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SDFS016B – JANUARY 1989 – REVISED JULY 2002



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns, duty cycle = 50%.
  - D. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74F125D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	F125	
SN74F125DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F125	Samples
SN74F125N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74F125N	Samples
SN74F125NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74F125	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*Al	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74F125DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
	SN74F125NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

16-Apr-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F125DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74F125NSR	SO	NS	14	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

16-Apr-2024

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74F125N	N	PDIP	14	25	506	13.97	11230	4.32
SN74F125N	N	PDIP	14	25	506	13.97	11230	4.32

# **D0014A**



## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0014A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated