







**SN74LV126A** SCES131J - MARCH 1998 - REVISED APRIL 2024

# SN74LV126A Quadruple Bus Buffer Gates With 3-State Outputs

#### 1 Features

- 2V to 5.5V V<sub>CC</sub> operation
- Maximum  $t_{pd}$  of 6.5ns at 5V
- Typical V<sub>OLP</sub> (output ground bounce) <0.8V at V<sub>CC</sub>  $= 3.3V, T_A = 25^{\circ}C$
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) >2.3V at  $V_{CC} = 3.3V, T_A = 25^{\circ}C$
- I<sub>off</sub> supports live insertion, partial power down mode, and back drive protection
- Support mixed-mode voltage operation on all ports
- Latch-up performance exceeds 250mA per JESD 17

# 2 Applications

- Servers
- **Network switch**
- Electronic point of sales
- TV
- Set-top-box

# 3 Description

The SN74LV126A quadruple bus buffer gates are designed for 2V to 5.5V V<sub>CC</sub> operation.

These quadruple bus buffer gates are designed for 2V to 5.5V  $V_{CC}$  operation.


The SN74LV126A devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
	D (SOIC, 14)	8.65mm × 6mm
SN74LV126A	NS (SOP, 14)	10.2mm × 7.8mm
3N/4LV 120A	DB (SSOP, 14)	6.2mm × 7.8mm
	PW (TSSOP, 14)	5mm × 6.4mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features1	7.1 Overview	8
2 Applications1	7.2 Functional Block Diagram	
3 Description1	7.3 Feature Description	
4 Pin Configuration and Functions2	7.4 Device Functional Modes	
5 Specifications3	8 Application and Implementation	9
5.1 Absolute Maximum Ratings3	8.1 Application Information	9
5.2 ESD Ratings3	8.2 Typical Application	9
5.3 Recommended Operating Conditions3	8.3 Power Supply Recommendations	10
5.4 Thermal Information4	8.4 Layout	10
5.5 Electrical Characteristics4	9 Device and Documentation Support	<mark>1</mark> 1
5.6 Switching Characteristics, V <sub>CC</sub> = 2.5V ±0.2V5	9.1 Documentation Support	11
5.7 Switching Characteristics, V <sub>CC</sub> = 3.3V ±0.3V5	9.2 Support Resources	11
5.8 Switching Characteristics, V <sub>CC</sub> = 5V ±0.5V5	9.3 Trademarks	
5.9 Noise Characteristics6	9.4 Electrostatic Discharge Caution	<mark>1</mark> 1
5.10 Operating Characteristics6	9.5 Glossary	<mark>1</mark> 1
5.11 Typical Characteristics6	10 Revision History	<mark>1</mark> 1
6 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable	
7 Detailed Description8	Information	<mark>1</mark> 1

# 4 Pin Configuration and Functions




Figure 4-1. SN74LV126A: D, DB, DGV, NS, or PW Package, 14-Pin SOIC, SSOP, TVSOP, SOP, or TSSOP (Top View)

### **Table 4-1. Pin Functions**

F	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	I I I PE(''	DESCRIPTION
10E	1	I	Channel 1, Output Enable
1A	2	I	Channel 1, Input A
1Y	3	0	Channel 1, Output Y
20E	4	I	Channel 2, Output Enable
2A	5	I	Channel 2, Input A
2Y	6	0	Channel 2, Output Y
GND	7	_	Ground
3Y	8	0	Channel 3, Output Y
3A	9	I	Channel 3, Input A
30E	10	I	Channel 3, Output Enable
4Y	11	0	Channel 4, Output Y
4A	12	I	Channel 4, Input A
40E	13	ı	Channel 4, Output Enable
V <sub>CC</sub>	14	_	Positive Supply

(1) I = input, O = output, P = power, G = ground



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	7	V
VI	Input voltage <sup>(2)</sup>	-0.5	7	V
Vo	Voltage applied to any output in the high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage <sup>(2) (3)</sup>	-0.5	V <sub>CC</sub> + 0.5V	V
I <sub>IK</sub>	Input clamp current, V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current, V <sub>O</sub> < 0		-50	mA
Io	Continuous output current, V <sub>O</sub> = 0 to V <sub>CC</sub>		±35	mA
	Continuous current through V <sub>CC</sub> or GND		±70	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 5.5V maximum.

# 5.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

see (1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2V	1.5		
	High level input veltage	V <sub>CC</sub> = 2.3 to 2.7V	V <sub>CC</sub> × 0.7		V
V <sub>IH</sub>	riigii-level iriput voltage	V <sub>CC</sub> = 3 to 3.6V	V <sub>CC</sub> × 0.7		V
		V <sub>CC</sub> = 4.5 to 5.5V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2V		0.5	
	High-level input voltage  Low-level input voltage  Input voltage  Output voltage  High-level output current	V <sub>CC</sub> = 2.3 to 2.7V		V <sub>CC</sub> × 0.3	V
V <sub>IL</sub>		V <sub>CC</sub> = 3 to 3.6V		V <sub>CC</sub> × 0.3	V
		V <sub>CC</sub> = 4.5 to 5.5V		V <sub>CC</sub> × 0.3	
VI	Input voltage		0	5.5	V
.,	Outrout valte as	High or low state	0	V <sub>CC</sub>	V
Vo	Output voltage	3-state	0	5.5	V
		V <sub>CC</sub> = 2V		-50	μA
	Library Laurent australie	V <sub>CC</sub> = 2.3 to 2.7V		-2	
I <sub>OH</sub>	Hign-level output current	V <sub>CC</sub> = 3 to 3.6V		-8	mA
	Input voltage  Output voltage  High-level output current	V <sub>CC</sub> = 4.5 to 5.5V		-16	



# 5.3 Recommended Operating Conditions (continued)

see (1)

			MIN	MAX	UNIT
		V <sub>CC</sub> = 2V		50	μA
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 to 2.7V		2	
IOL		V <sub>CC</sub> = 3 to 3.6V		8	mA
		V <sub>CC</sub> = 4.5 to 5.5V		16	
		V <sub>CC</sub> = 2.3 to 2.7V		200	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 to 3.6V		100	ns/V
	·	V <sub>CC</sub> = 4.5 to 5.5V		20	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND for proper device operation. Refer to the TI application report, *Implications* of Slow or Floating CMOS Inputs, SCBA004.

#### **5.4 Thermal Information**

	THERMAL METRIC(1)	D	DB	DGV	NS	PW	UNIT
	THERWAL WETRIC			14 PINS			UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	92.7	105.0	127.6	89.6	119.8	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54.1	57.5	50.7	47.2	48.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	47.0	52.3	60.5	48.4	61.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.9	19.1	6.1	14.0	5.7	
$\Psi_{JB}$	Junction-to-board characterization parameter	46.7	51.8	59.8	48.1	61.0	

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP N	/IAX	UNIT	
	I <sub>OH</sub> = -50μA	2 to 5.5V	V <sub>CC</sub> - 0.1				
V	I <sub>OH</sub> = -2mA	2.3V	2			V	
V <sub>OH</sub>	I <sub>OH</sub> = –8mA	3V	2.48			V	
	I <sub>OH</sub> = -16mA	4.5V	3.8				
	I <sub>OL</sub> = 50μA	2 to 5.5V			0.1		
√oL	I <sub>OL</sub> = 2mA	2.3V			0.4	v	
	I <sub>OL</sub> = 8mA	3V			0.44	V	
	I <sub>OL</sub> = 16mA	4.5V			0.55		
I <sub>I</sub>	V <sub>I</sub> = 5.5V or GND	0 to 5.5V			±1	μA	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5V			±5	μA	
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5V			20	μΑ	
I <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5V	0V			±5	μA	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3V		1.6		pF	

Product Folder Links: SN74LV126A

Submit Document Feedback

The package thermal impedance is calculated in accordance with JESD 51-7.

# 5.6 Switching Characteristics, $V_{CC} = 2.5V \pm 0.2V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	PUT) LOAD T <sub>A</sub> = 25°C		LOAD T <sub>A</sub> = 25°C MIN	MAY	UNIT		
PARAMETER	PROW (INPUT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	WAX	UNIT
t <sub>pd</sub>	A		C <sub>L</sub> = 15pF		7.1	13	1	15.5	
t <sub>en</sub>	OE	Y			7.4	13	1	15.5	ns
t <sub>dis</sub>	OE				5.7	14.7	1	17	
t <sub>pd</sub>	A				9.2	16.5	1	18.5	
t <sub>en</sub>	OE	Υ	C = 50pE		9.5	16.5	1	18.5	
t <sub>dis</sub>	OE		C <sub>L</sub> = 50pF		8.1	18.2	15	20.5	ns
t <sub>sk(o)</sub>						2		2	

# 5.7 Switching Characteristics, $V_{CC} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	PROW (INPUT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	UNII
t <sub>pd</sub>	А				5	8	1	9.5	
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 15pF		5.1	8	1	9.5	ns
t <sub>dis</sub>	OE				4.4	9.7	1	11.5	
t <sub>pd</sub>	А				6.4	11.5	1	13	
t <sub>en</sub>	OE	Υ	C = 50°F		6.6	11.5	1	13	
t <sub>dis</sub>	OE		C <sub>L</sub> = 50pF		6.1	13.2	1	15	ns
t <sub>sk(o)</sub>			1			1.5		1.5	

# 5.8 Switching Characteristics, $V_{CC} = 5V \pm 0.5V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	T <sub>A</sub> = 25°C			MIN	MAY	UNIT	
PARAMETER	PROW (INPUT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT	
t <sub>pd</sub>	А				3.5	5.5	1	6.5		
t <sub>en</sub>	OE	Y	Y	C <sub>L</sub> = 15pF		3.6	5.1	1	6	ns
t <sub>dis</sub>	OE				3.3	6.8	1	8		
t <sub>pd</sub>	А				4.6	7.5	1	8.5		
t <sub>en</sub>	OE	Y	C = 50°F		4.6	7.1	1	8		
t <sub>dis</sub>	OE		$C_L = 50pF$		4.3	8.8	1	10	ns	
t <sub>sk(o)</sub>						1		1		



#### **5.9 Noise Characteristics**

 $V_{CC} = 3.3V$ ,  $C_L = 50pF$ ,  $T_A = 25^{\circ}C$  (see <sup>(1)</sup>)

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2	-0.8	
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.1		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.97	


(1) Characteristics are for surface-mount packages only.

# **5.10 Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
_	Power dissipation capacitance	Outputs enable; $C_1 = 50 \text{pF}$ , $f = 10 \text{MHz}$	3.3V	14.4	pF
Cpd	rower dissipation capacitance	Outputs enable, OL = 50pr, J = 10MHZ	5V	15.9	þΓ

# **5.11 Typical Characteristics**







Figure 5-1. SN74LV126A t<sub>PD</sub> vs Temperature at 5V

Figure 5-2. SN74LV126A  $t_{PD}$  vs  $V_{CC}$  at 25°C



### **6 Parameter Measurement Information**



- C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1MHz,  $Z_0 = 50\Omega$ ,  $t_f \leq 3$ ns,  $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms




# 7 Detailed Description

# 7.1 Overview

The SN74LV126A devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output. To put the device in the high-impedance state during power up or power down, tie OE to GND through a pulldown resistor; the current-sourcing capability of the driver determines the minimum value of the resistor.

#### 7.2 Functional Block Diagram



A. Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.

Figure 7-1. Logic Diagram (Positive Logic)

# 7.3 Feature Description

- Wide operating voltage range, operates from 2 to 5.5V
- Allows down voltage translation, inputs accept voltages to 5.5V
- loff supports live insertion, partial power down mode, and back drive protection

#### 7.4 Device Functional Modes

Table 7-1. Function Table (Each Buffer)

INP	OUTPUT	
OE	Α	Y
Н	Н	Н
Н	L	L
L	Х	Z

Submit Document Feedback

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The SN74LV126A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimize overshoot and undershoot on the outputs. The inputs are 5.5V tolerant at any valid  $V_{CC}$  making this device an excellent choice for translating down to  $V_{CC}$ .

### 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- 1. Recommended input conditions
  - Rise time and fall time specifications, see (Δt/ΔV) in Recommended Operating Conditions.
  - Specified High and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions.
- 2. Recommend output conditions
  - · Load currents should not exceed 35mA per output and 70mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>

#### 8.2.3 Application Curve




Figure 8-2. Switching Characteristics Comparison

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply,  $0.1\mu F$  is recommended and if there are multiple  $V_{CC}$  terminals then .01 or .022 $\mu F$  is recommended for each power terminal. It is okay to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 and  $1\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 8.4 Layout

### 8.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub> whichever makes more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, then it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

#### 8.4.2 Layout Example




Figure 8-3. Layout Recommendation

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# 9 Device and Documentation Support

# 9.1 Documentation Support

# 9.1.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision I (February 2015) to Revision J (April 2024)	Page
•	Removed the SN54LV126A device from the data sheet	1
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed the 125 function table with the correct 126 function table	8
_		

# Changes from Revision H (April 2005) to Revision I (February 2015)

**Page** 

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 27-Sep-2024

#### PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	_		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV126AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-40 to 125	LV126A	
SN74LV126ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV126A	Samples
SN74LV126APW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	LV126A	
SN74LV126APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWT	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125	LV126A	

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 27-Sep-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 25-Sep-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV126ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV126ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV126ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV126ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV126ANSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV126APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV126APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 25-Sep-2024



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV126ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV126ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV126ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV126ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV126ANSR	SO	NS	14	2000	356.0	356.0	35.0
SN74LV126APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV126APWR	TSSOP	PW	14	2000	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated