







TEXAS INSTRUMENTS

SCAS762D – FEBRUARY 2004 – REVISED MAY 2024

SN74LVC125A-Q1 Automotive Quadruple Bus Buffer Gate With 3-State Outputs

1 Features


- Qualified for automotive applications
- Operates from 1.65V to 3.6V
- Specified from –40°C to 125°C
- Inputs accept voltages to 5.5V
- Max t_{pd} of 4.8ns at 3.3V
- Typical V_{OLP} (output ground bounce) <0.8V at V_{CC} = 3.3V, T_A = 25°C
- Typical V_{OHV} (output V_{OH} undershoot) >2V at V_{CC} = 3.3V, T_A = 25°C
- Latch-up performance exceeds 250mA per JESD 17

2 Description

This quadruple bus buffer gate is designed for 1.65V to 3.6V V_{CC} operation.

PART NUMBER PACKAGE ⁽¹⁾		PACKAGE SIZE ⁽²⁾	BODY SIZE ⁽³⁾		
SN74LVC125A-Q1	BQA (WQFN, 14)	3mm × 2.5mm	3mm × 2.5mm		
	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.91mm		
	PW (TSSOP, 14)	5.00mm × 6.4mm	5.00mm × 4.40mm		

- (1) For more information, see Section 10.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)



Table of Contents

1 Features 2 Description	
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	
4.2 ESD Ratings	
4.3 Recommended Operating Conditions	
4.4 Thermal Information	5
4.5 Electrical Characteristics	5
4.6 Switching Characteristics	5
4.7 Operating Characteristics	6
5 Parameter Measurement Information	
6 Detailed Description	8
6.1 Overview	
6.2 Functional Block Diagram	

6.3	Device Functional Modes	8
7 App	blication and Implementation	9
7.1	Power Supply Recommendations	9
7.2	Layout	9
8 Dev	vice and Documentation Support	10
8.1	Documentation Support (Analog)	10
	Receiving Notification of Documentation Updates	
8.3	Support Resources	. 10
8.4	Trademarks	.10
8.5	Electrostatic Discharge Caution	.10
8.6	Glossary	.10
	rision History	
	echanical, Packaging, and Orderable	
	ormation	. 11



3 Pin Configuration and Functions

10E	1 14 2 13 3 12 4 11 5 10 6 9 7 8	V _{cc} 40E 44 44 44 30E 30 34 37
GND	/ 8	3Y




Figure 3-1. D Package, 14-Pin SOIC; PW Package, TSSOP-14 PIN (Top View)

Figure 3-2. BQA Package, 14-Pin WQFN (Top View)

Table 3-1. Pin Functions

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
1 0E	1	Input	Output Enable			
1A	2	Input	Input A			
1Y	3	Output	Output Y			
2 0E	4	Input	Output Enable			
2A	5	Input	Input A			
2Y	6	Output	Output Y			
GND	7	_	Ground			
3Y	8	Output	Output Y			
3A	9	Input	Input A			
3 0E	10	Input	Output Enable			
4Y	11	Output	Output Y			
4A	12	Input	Input A			
4 0E	13	Input	Output Enable			
V _{CC}	14	_	Positive Supply			

3



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range		-0.5	6.5	V
Vo	Output voltage range ^{(1) (2)}		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
T _{stg}	Storage temperature range		-65	150	°C
P _{tot}	Power dissipation ^{(3) (4)}	$T_A = -40^{\circ}C$ to $125^{\circ}C$		500	mW

(1) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(2) The value of V_{CC} is provided in the recommended operating conditions table.

(3) For the D package: above 70°C, the value of P_{tot} derates linearly with 8 mW/K.

(4) For the PW package: above 60°C, the value of Ptot derates linearly with 5.5 mW/K.

4.2 ESD Ratings

	PARAMETER	DEFINITION	VALUE	UNIT
Electrostatic		Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	v _(ESD) discharge	Charged device model (CDM), per AEC Q100-011	±1000	v

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			T _A = 2	5°C	–40°C to 1	125°C		
			MIN	MAX	MIN	MAX	UNIT	
	Cummbrughtene	Operating	1.65	3.6	1.65	3.6	V	
V _{CC}	Supply voltage	Data retention only	1.5		1.5		V	
		V _{CC} = 1.65V to 1.95V	0.65 × V _{CC}		0.65 × V _{CC}			
VIH	High-level input voltage	V _{CC} = 2.3V to 2.7V	1.7		1.7		V	
		V _{CC} = 2.7V to 3.6V	2		2			
		V _{CC} = 1.65V to 1.95V		0.35 × V _{CC}	0	.35 × V _{CC}		
V _{IL}	V _{IL} Low-level input voltage	V _{CC} = 2.3V to 2.7V		0.7		0.7	V	
		V _{CC} = 2.7V to 3.6V		0.8		0.8		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V	
		V _{CC} = 1.65V		-4		-4		
1	High-level output current	V _{CC} = 2.3V		-8		-8	mA	
I _{ОН}	nigh-level output current	V _{CC} = 2.7V		-12		-12	mA	
		V _{CC} = 3V		-24		-24		
		V _{CC} = 1.65V		4		4		
1	Low-level output current	V _{CC} = 2.3V		8		8	mA	
l _{OL}		V _{CC} = 2.7V		12		12		
		V _{CC} = 3V		24		24	mA	



over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	T _A = 25°C	–40°C to 125°C	UNIT
	MIN MAX	MIN MAX	UNIT
$\Delta t/\Delta v$ Input transition rise or fall rate	8	8	ns/V

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

4.4 Thermal Information

THERMAL METRIC ⁽¹⁾		BQA (WQFN) D (SOIC)		PW (TSSOP)	UNIT
		14 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	102.3	86	150.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T _A =	25°C	–40°C to 125°	
FARAINEIER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	MIN M	AX
V _{OH}	I _{OH} = -100μA	1.65V to 3.6 V	V _{CC} - 0.2		V _{CC} - 0.2	
	I _{OH} = -4mA	1.65V	1.29		1.1	
	I _{OH} = -8mA	2.3V	1.9		1.75	v
	I _{OH} =12mA	2.7V	2.2		2.1	v
		3V	2.4		2.35	
	I _{OH} = -24mA	3V	2.3		2.1	
	I _{OL} = 100μA	1.65V to 3.6 V		0.1		0.2
	I _{OL} = 4mA	1.65V		0.24	0	45
V _{OL}	I _{OL} = 8mA	2.3V		0.3).7 V
	I _{OL} = 12mA	2.7V		0.4		0.5
	I _{OL} = 24mA	3V		0.55).7
l _l	V ₁ = 5.5 V or GND	3.6V		±1	=	10 µA
I _{OZ}	V _O = V _{CC} or GND	3.6V		±1	=	10 µA
I _{CC}	$V_1 = V_{CC}$ or GND, $I_0 = 0$	3.6V		1		20 µA
ΔI _{CC}	One input at V _{CC} $-$ 0.6 V, Other inputs at V _{CC} or GND	2.7V to 3.6 V		500	ţ	00 μA
Ci	V _I = V _{CC} or GND	3.3V		5		pF

4.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM TO Ver		T _A = 25°C			–40°C to 125°C		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
+	A	V	2.7V	1	3	5.3	1	7	20
t _{pd}		Y	3.3V ± 0.3V	1	2.5	4.6	1	6	ns
	<u> </u>	OE Y	2.7V	1	3.3	6.4	1	8.5	
t _{en}	UE	Y	3.3V ± 0.3V	1	2.4	5.2	1	7	ns
	dis OE	Y	2.7V	1	2.5	4.8	1	6.5	20
^L dis			3.3V ± 0.3V	1	2.4	4.4	1	6	ns
t _{sk(o)}			3.3V ± 0.3V					1.5	ns

Copyright © 2024 Texas Instruments Incorporated




4.7 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST CONDITIONS	V _{cc}	ТҮР	UNIT
C _{pd}	Power dissipation capacitance per gate	f = 10MHz	3.3V	15	pF




5 Parameter Measurement Information



TEST	S1
tplh/tphl	Open
tplz/tpzl	V _{LOAD}
tphz/tpzh	GND

INPUT							
V _{CC}	VI	t _r /t _f	VM	VLOAD	CL	RL	V_{Δ}
2.7 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 All input pulses are supplied by constrained by the following photoeteristical PDP < 10 MHz. 7 = 50.0
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as $t_{\text{dis}}.$
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms



6 Detailed Description

6.1 Overview

The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.

6.2 Functional Block Diagram




Figure 6-1. Logic Diagram (Positive Logic)

6.3 Device Functional Modes

F	unctio	n Table								
	(Each Buffer)									
INP	UTS	OUTPUT								
ŌĒ	Α	Y								
L	Н	н								

L Z

L

Х

L

Н



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 4.3 table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ f is recommended; if there are multiple VCC pins, then 0.01 μ f or 0.022 μ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ f and a 1 μ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Section 7.2.2 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient.

7.2.2 Layout Example




Figure 7-1. Example layout for the SN74LVC125A-Q1



8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table	8-1.	Related	Links
-------	------	---------	-------

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LVC125A-Q1	Click here	Click here	Click here	Click here	Click here	

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

С	hanges from Revision C (February 2024) to Revision D (May 2024)	Page
•	Updated RθJA values: PW = 113 to 150.8, all values in °C/W	5

С	hanges from Revision B (April 2008) to Revision C (February 2024)	Page
•	Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, L	Device
	Functional Modes, Application and Implementation section, Device and Documentation Support section,	, and
	Mechanical, Packaging, and Orderable Information section	1
•	Added BQA package to Package Information table, Pin Configuration and Functions section and Therm	nal
	Information table	1



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
CLVC125AQPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125AQ	
CEVC125AQPWRG4Q1	ACTIVE	1350P	PVV	14	2000	KONS & Green	NIPDAU	Level-1-200C-UNLIW	-40 10 125	LCT25AQ	Samples
SN74LVC125AQDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125AQ	Samplas
											Samples
SN74LVC125AQPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125AQ	Samples
											1
SN74LVC125AWBQARQ1	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC125Q	Samples
											· · · · ·

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC125A-Q1 :

• Catalog : SN74LVC125A

• Enhanced Product : SN74LVC125A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC125AQPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC125AQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC125AWBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC125AQPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LVC125AQPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LVC125AWBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



BQA 14

2.5 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






BQA0014B



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




BQA0014B

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




BQA0014B

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated