

[Sample &](#page-27-0) $\frac{1}{2}$ Buy

[LMH6624,](http://www.ti.com/product/lmh6624?qgpn=lmh6624) [LMH6626](http://www.ti.com/product/lmh6626?qgpn=lmh6626)

SNOSA42G –NOVEMBER 2002–REVISED DECEMBER 2014

Support & **[Community](#page-27-0)**

으리

LMH6624 and LMH6626 Single/Dual Ultra Low Noise Wideband Operational Amplifier

Technical [Documents](#page-27-0)

-
-
-
-
- Slew Rate 350 V/μs
- Slew Rate $(A_V = 10)$ 400 V/us
-
-
-
-
- Improved Replacement for the CLC425
-

- Instrumentation Sense Amplifiers **VICSOP-8** packages.
- Ultrasound Pre-amps
- Magnetic Tape & Disk Pre-amps
- **Wide Band Active Filters**
- Professional Audio Systems
- Opto-electronics
- **Medical Diagnostic Systems**

1 Features 3 Description

Tools & **[Software](#page-27-0)**

 $V_s = \pm 6$ V, $T_A = 25$ °C, $A_V = 20$ (Typical Values $V_s = 100$ The LMH6624 and LMH6626 devices offer wide Unless Specified) With Contract the Unless Specified With Unless Spe very low input noise (0.92 nV/√Hz, 2.3 pA/√Hz) and Gain Bandwidth (LMH6624) 1.5 GHz
ultra-low dc errors (100 μV V_{OS}, ±0.1 μV/°C drift)
providing very precise operational amplifiers with • Input Voltage Noise 0.92 nV/√Hz providing very precise operational amplifiers with • Input Offset Voltage (limit over temp) 700 µV wide dynamic range. This enables the user to achieve closed-loop gains of greater than 10, in both inverting and non-inverting configurations.

The LMH6624 (single) and LMH6626 (dual) $HD2$ at f = 10 MHz, R_L = 100 Ω −63 dBc

traditional voltage feedback topology provide the

following benefits: balanced inputs, low offset voltage following benefits: balanced inputs, low offset voltage Supply Voltage Range (Dual Supply) 2.5 V to 6 V and offset current, very low offset drift, 81dB open Supply Voltage Range (Single Supply) 5 V to 12 V loop gain, 95dB common mode rejection ratio, and 88dB power supply rejection ratio.

(LMH6624) The LMH6624 and LMH6626 devices operate from ± 2.5 V to ± 6 V in dual supply mode and from 5 V to Stable for Closed Loop $|A_V| \ge 10$ 12 V in single supply configuration.

2 Applications LMH6624 is offered in SOT-23-5 and SOIC-8 packages. The LMH6626 is offered in SOIC-8 and

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Voltage Noise vs. Frequency

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (March 2013) to Revision G Page

Changes from Revision E (March 2013) to Revision F Page

5 Pin Configuration and Functions

Pin Functions

PIN					
NAME	NUMBER			I/O	DESCRIPTION
	LMH6624		LMH6626		
	DBV	D	DGK or D		
$-IN$	4	2			Inverting Input
$+IN$	3	3			Non-inverting Input
IN A-			$\overline{2}$		Inverting Input Channel A
IN B-			6		Inverting Input Channel B
$INA+$			3		Non-inverting Input Channel A
$INB+$			5		Non-inverting Input Channel B
N/C		1, 5, 8			No Connection
OUT		6		O	Output
OUT A			1	O	Output Channel A
OUT B			$\overline{7}$	O	Output Channel B
V-	$\overline{2}$	4	4		Negative Supply
$V +$	5	7	8		Positive Supply

TRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

6.2 ESD Ratings

(1) Human body model, 1.5 kΩ in series with 100 pF. JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 2000-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

(2) Machine Model, 0 Ω in series with 200 pF. JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, R_{0JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board.

6.5 Electrical Characteristics ±2.5 V

Unless otherwise specified, all limits ensured at T_A = 25°C, V⁺ = 2.5 V, V⁻ = -2.5 V, V_{CM} = 0 V, A_V = +20, R_F = 500 Ω , R_L = 100 Ω. See ⁽¹⁾.

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_{J} = T_{A}$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Absolute maximum ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical Values represent the most likely parametric norm.

(4) Slew rate is the slowest of the rising and falling slew rates.
(5) Average drift is determined by dividing the change in parar Average drift is determined by dividing the change in parameter at temperature extremes into the total temperature change.

(6) Simulation results.

SNOSA42G –NOVEMBER 2002–REVISED DECEMBER 2014 **www.ti.com**

STRUMENTS

XAS

Electrical Characteristics ±2.5 V (continued)

Unless otherwise specified, all limits ensured at T_A = 25°C, V⁺ = 2.5 V, V⁻ = -2.5 V, V_{CM} = 0 V, A_V = +20, R_F = 500 Ω , R_L = 100 Ω. See ^{[\(1\)](#page-7-0)}.

(7) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(8) Short circuit test is a momentary test. Output short circuit duration is 1.5 ms.

6.6 Electrical Characteristics ±6 V

Unless otherwise specified, all limits ensured at T_A = 25°C, V⁺ = 6 V, V⁻ = -6 V, V_{CM} = 0 V, A_V = +20, R_F = 500 Ω, R_L = 100 Ω. See ⁽¹⁾.

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A . Absolute maximum ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical Values represent the most likely parametric norm.

(4) Slew rate is the slowest of the rising and falling slew rates.

(5) Average drift is determined by dividing the change in parameter at temperature extremes into the total temperature change.

(6) Simulation results.

SNOSA42G –NOVEMBER 2002–REVISED DECEMBER 2014 **www.ti.com**

TRUMENTS

XAS

Electrical Characteristics ±6 V (continued)

Unless otherwise specified, all limits ensured at T_A = 25°C, V⁺ = 6 V, V⁻ = -6 V, V_{CM} = 0 V, A_V = +20, R_F = 500 Ω , R_L = 100 Ω. See ^{[\(1\)](#page-7-0)}.

(7) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(8) Short circuit test is a momentary test. Output short circuit duration is 1.5 ms.

8 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOSA42G&partnum=LMH6624) Feedback* Copyright © 2002–2014, Texas Instruments Incorporated

6.7 Typical Characteristics

[LMH6624,](http://www.ti.com/product/lmh6624?qgpn=lmh6624) [LMH6626](http://www.ti.com/product/lmh6626?qgpn=lmh6626)

SNOSA42G –NOVEMBER 2002–REVISED DECEMBER 2014 **www.ti.com**

SNOSA42G –NOVEMBER 2002–REVISED DECEMBER 2014 **www.ti.com**

NSTRUMENTS

Texas

[LMH6624,](http://www.ti.com/product/lmh6624?qgpn=lmh6624) [LMH6626](http://www.ti.com/product/lmh6626?qgpn=lmh6626)

SNOSA42G –NOVEMBER 2002–REVISED DECEMBER 2014 **www.ti.com**

7 Detailed Description

7.1 Overview

The LMH6624 and LMH6626 devices are very wide gain bandwidth, ultra low noise voltage feedback operational amplifiers. Their excellent performances enable applications such as medical diagnostic ultrasound, magnetic tape & disk storage and fiber-optics to achieve maximum high frequency signal-to-noise ratios. The set of characteristic plots in *Typical [Characteristics](#page-8-0)* illustrates many of the performance trade-offs. The following discussion will demonstrate the proper selection of external components to achieve optimum system performance.

7.2 Feature Description

7.2.1 Bias Current Cancellation

To cancel the bias current errors of the non-inverting configuration, the parallel combination of the gain setting (R_g) and feedback (R_f) resistors should equal the equivalent source resistance (R_{seq}) as defined in [Figure](#page-16-3) 47. Combining this constraint with the non-inverting gain equation also seen in [Figure](#page-16-3) 47, allows both R_f and R_g to be determined explicitly from the following equations:

$$
R_f = A_V R_{seq}
$$

\n
$$
R_g = R_f/(A_V - 1)
$$
\n(1)

When driven from a 0- Ω source, such as the output of an op amp, the non-inverting input of the LMH6624 and LMH6626 should be isolated with at least a $25-\Omega$ series resistor.

As seen in [Figure](#page-17-1) 48, bias current cancellation is accomplished for the inverting configuration by placing a resistor (R_b) on the non-inverting input equal in value to the resistance seen by the inverting input (R_f||(R_g+R_s)). R_b should to be no less than 25 Ω for optimum LMH6624 and LMH6626 performance. A shunt capacitor can minimize the additional noise of $\mathsf{R}_{\texttt{b}}$.

Figure 47. Non-Inverting Amplifier Configuration

Feature Description (continued)

Figure 48. Inverting Amplifier Configuration

7.2.2 Total Input Noise vs. Source Resistance

To determine maximum signal-to-noise ratios from the LMH6624 and LMH6626, an understanding of the interaction between the amplifier's intrinsic noise sources and the noise arising from its external resistors is necessary.

[Figure](#page-17-2) 49 describes the noise model for the non-inverting amplifier configuration showing all noise sources. In addition to the intrinsic input voltage noise (e_n) and current noise (i_n = i_n⁺ = i_n⁻) source, there is also thermal voltage noise ($e_t = \sqrt{(4KTR)}$) associated with each of the external resistors. [Equation](#page-17-3) 3 provides the general form for total equivalent input voltage noise density (e_{ni}). [Equation](#page-17-3) 4 is a simplification of Equation 3 that assumes $R_f||R_g = R_{seq}$ for bias current cancellation. [Figure](#page-18-4) 50 illustrates the equivalent noise model using this assumption. [Figure](#page-18-5) 51 is a plot of e_{ni} against equivalent source resistance (R_{seq}) with all of the contributing voltage noise sources of [Equation](#page-18-3) 4. This plot gives the expected e_{ni} for a given ($\mathsf{R}_{\rm seq}$) which assumes $\mathsf{R}_{\rm f}||\mathsf{R}_{\rm g}$ = $\mathsf{R}_{\rm seq}$ for bias current cancellation. The total equivalent output voltage noise (e_{no}) is $e_{ni}^* A_v$.

Figure 49. Non-Inverting Amplifier Noise Model

$$
e_{ni} = \sqrt{e_n^2 + (i_{n+}R_{Seq})^2 + 4kTR_{Seq} + (i_{n-} (R_f||R_g))^2 + 4kT(R_f||R_g)}
$$
 (3)

Feature Description (continued)

Figure 50. Noise Model with R^f ||R^g = Rseq

$$
e_{ni} = \sqrt{e_n^2 + 2(i_nR_{Seq})^2 + 4kT(2R_{Seq})}
$$

(4)

As seen in [Figure](#page-18-5) 51, e_{ni} is dominated by the intrinsic voltage noise (e_n) of the amplifier for equivalent source resistances below 26 Ω. Between 26 Ω and 3.1 kΩ, e_{ni} is dominated by the thermal noise ($e_t = \sqrt{(4kT(2R_{\text{seq}}))}$ of the equivalent source resistance R_{seq}. Above 3.1 kΩ, e_{ni} is dominated by the amplifier's current noise (i_n = √2 i_nR_{seq}). When R_{seq} = 283 Ω (that is, R_{seq} = e_n/√2 i_n) the contribution from voltage noise and current noise of LMH6624 and LMH6626 is equal. For example, configured with a gain of +20V/V giving a -3 dB of 90 MHz and driven from R_{seq} = Rf || R<u>g = 25 Ω (e_{ni} =</u> 1.3 nV√Hz from [Figure](#page-18-5) 51), the LMH6624 produces a total output noise voltage (e_{ni} × 20 V/V × √(1.57 × 90 MHz)) of 309 µVrms.

Figure 51. Voltage Noise Density vs. Source Resistance

If bias current cancellation is not a requirement, then $R_f \parallel R_g$ need not equal R_{seq} . In this case, according to [Equation](#page-17-3) 3, $R_f \parallel R_g$ should be as low as possible to minimize noise. Results similar to Equation 3 are obtained for the inverting configuration of [Figure](#page-17-1) 48 if R_{seq} is replaced by R_b and R_g is replaced by $R_g + R_s$. With these substitutions, [Equation](#page-17-3) 3 will yield an e_{ni} referred to the non-inverting input. Referring e_{ni} to the inverting input is easily accomplished by multiplying e_{ni} by the ratio of non-inverting to inverting gains.

SNOSA42G –NOVEMBER 2002–REVISED DECEMBER 2014 **www.ti.com**

RUMENTS

Feature Description (continued)

7.2.3 Noise Figure

Noise Figure (NF) is a measure of the noise degradation caused by an amplifier.

$$
NF = 10LOG\left\{\frac{S_i / N_i}{S_O / N_O}\right\} = 10LOG\left\{\frac{e_{ni}^2}{e_t^2}\right\}
$$

(5)

The Noise Figure formula is shown in [Equation](#page-19-0) 5. The addition of a terminating resistor R_T , reduces the external thermal noise but increases the resulting NF. The NF is increased because R_T reduces the input signal amplitude thus reducing the input SNR.

$$
NF = 10 LOG \left[\frac{e_n^2 + i_n^2 (R_{\text{Seq}}^2 + (R_f||R_g)^2) + 4KT (R_{\text{Seq}} + (R_f||R_g))}{4KT (R_{\text{Seq}} + (R_f||R_g))} \right]
$$
(6)

The noise figure is related to the equivalent source resistance (R_{seq}) and the parallel combination of R_f and R_g . To minimize "Noise Figure":

- \bullet Minimize R $_{\mathsf{f}}$ || R $_{\mathsf{g}}$
- Choose the Optimum R_S (R_{OPT})

 $\mathsf{R}_{\mathsf{OPT}}$ is the point at which the NF curve reaches a minimum and is approximated by:

$$
R_{\text{OPT}} \approx \frac{e_n}{i_n} \tag{7}
$$

7.2.4 Low Noise Integrator

The LMH6624 and LMH6626 devices implement a deBoo integrator shown in [Figure](#page-19-1) 52. Positive feedback maintains integration linearity. The low input offset voltage of the LMH6624 and LMH6626 devices and matched inputs allow bias current cancellation and provide for very precise integration. Keeping R_G and R_S low helps maintain dynamic stability.

Figure 52. Low Noise Integrator

Feature Description (continued)

7.2.5 High-gain Sallen-key Active Filters

The LMH6624 and LMH6626 devices are well suited for high gain Sallen-Key type of active filters. [Figure](#page-20-0) 53 shows the 2nd order Sallen-Key low pass filter topology. Using component predistortion methods discussed in Application Note OA-21, *Component Pre-Distortion for Sallen Key Filters* ([SNOA369\)](http://www.ti.com/lit/pdf/SNOA369) will enable the proper selection of components for these high-frequency filters.

Figure 53. Sallen-Key Active Filter Topology

7.2.6 Low Noise Magnetic Media Equalizer

The LMH6624 and LMH6626 devices implement a high-performance low noise equalizer for such application as magnetic tape channels as shown in [Figure](#page-20-1) 54. The circuit combines an integrator with a bandpass filter to produce the low noise equalization. The circuit's simulated frequency response is illustrated in [Figure](#page-21-1) 55.

Figure 54. Low Noise Magnetic Media Equalizer

Feature Description (continued)

Figure 55. Equalizer Frequency Response

7.3 Device Functional Modes

7.3.1 Single Supply Operation

The LMH6624 and LMH6626 devices can be operated with single power supply as shown in [Figure](#page-21-2) 56. Both the input and output are capacitively coupled to set the DC operating point.

Figure 56. Single Supply Operation

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

A Transimpedance amplifier is used to convert the small output current of a photodiode to a voltage, while maintaining a near constant voltage across the photodiode to minimize non-linearity. Extracting the small signal requires high gain and a low noise amplifier, and therefore, the LMH6624 and LMH6626 devices are ideal for such an application in order to maximize SNR. Furthermore, because of the large gain (R_F value) needed, the device used must be high speed so that even with high noise gain (due to the interaction of the feedback resistor and photodiode capacitance), bandwidth is not heavily impacted.

[Figure](#page-16-3) 47 implements a high-speed, single supply, low-noise Transimpedance amplifier commonly used with photo-diodes. The transimpedance gain is set by R_F .

8.2 Typical Application

Figure 57. LMH6624 Application Schematic

Typical Application (continued)

8.2.1 Design Requirements

[Figure](#page-23-0) 58 shows the Noise Gain (NG) and transfer function (I-V Gain). As with most Transimpedance amplifiers, it is required to compensate for the additional phase lag (Noise Gain zero at f_Z) created by the total input capacitance: C_D (diode capacitance) + C_{CM} (LMH6624 CM input capacitance) + C_{DIEF} (LMH6624 DIFF input capacitance) looking into R_F . This is accomplished by placing C_F across R_F to create enough phase lead (Noise Gain pole at f_P) to stabilize the loop.

8.2.2 Detailed Design Procedure

The optimum value of C_F is given by [Equation](#page-23-2) 8 resulting in the I-V -3dB bandwidth shown in Equation 9, or around 124 MHz in this case, assuming GBWP = 1.5 GHz, C_{CM} (LMH6624 CM input capacitance) = 0.9 pF, and C_{DIFF} (LMH6624 DIFF input capacitance) = 2 pF. This C_F value is a "starting point" and C_F needs to be tuned for the particular application as it is often less than 1 pF and thus is easily affected by board parasitics.

Optimum C_F Value:

$$
C_F = \sqrt{\frac{C_{IN}}{2\pi (GBWP)R_F}}
$$

Resulting -3dB Bandwidth:

$$
f_{\text{-3 dB}} \cong \sqrt{\frac{\text{GBWP}}{2\pi R_{\text{F}} C_{\text{IN}}}}
$$
(9)

[Equation](#page-23-3) 10 provides the total input current noise density (i_{ni}) equation for the basic Transimpedance configuration and is plotted against feedback resistance (R_F) showing all contributing noise sources in [Figure](#page-24-0) 59. The plot indicates the expected total equivalent input current noise density (i_{ni}) for a given feedback resistance (R_F) . This is depicted in the schematic of [Figure](#page-24-1) 60 where total equivalent current noise density (i_{ni}) is shown at the input of a noiseless amplifier and noiseless feedback resistor (R_F) . The total equivalent output voltage noise density (e_{no}) is i_{ni} ^{*}R_F. Noise Equation for Transimpedance Amplifier:

$$
i_{ni} = \sqrt{i_n^2 + \left(\frac{e_n}{R_f}\right)^2 + \frac{4kT}{R_f}}
$$

(8)

(9)

(10)

Typical Application (continued)

Figure 59. Current Noise Density vs. Feedback Resistance

Figure 60. Transimpedance Amplifier Equivalent Input Source Mode

From [Figure](#page-24-2) 61, it is clear that with the LMH6624 extremely low-noise characteristics, for R_F < 3 kΩ, the noise performance is entirely dominated by R_F thermal noise. Only above this R_F threshold, the input noise current (i_n) of LMH6624 becomes a factor and at no R_F setting does the LMH6624 input noise voltage play a significant role. This noise analysis has ignored the possible noise gain increase, due to photo-diode capacitance, at higher frequencies.

8.2.3 Application Curve

Figure 61. Current Noise Density vs. Feedback Resistance

9 Power Supply Recommendations

The LMH6624 and LMH6626 devices can operate off a single supply or with dual supplies as long as the input CM voltage range (CMIR) has the required headroom to either supply rail. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.

10 Layout

10.1 Layout Guidelines

TI suggests the copper patterns on the evaluation boards shown in [Figure](#page-26-2) 62 and Figure 63 as a guide for high frequency layout. These boards are also useful as an aid in device testing and characterization. As is the case with all high-speed amplifiers, accepted-practice RF design technique on the PCB layout is mandatory. Generally, a good high frequency layout exhibits a separation of power supply and ground traces from the inverting input and output pins as shown in [Figure](#page-26-1) 62. Parasitic capacitances between these nodes and ground may cause frequency response peaking and possible circuit oscillations. See Application Note OA-15, *Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers* [\(SNOA367](http://www.ti.com/lit/pdf/SNOA367)) for more information. Use high quality chip capacitors with values in the range of 1000 pF to 0.1 µF for power supply bypassing as shown in [Figure](#page-26-1) 62. One terminal of each chip capacitor is connected to the ground plane and the other terminal is connected to a point that is as close as possible to each supply pin as allowed by the manufacturer's design rules. In addition, connect a tantalum capacitor with a value between 4.7 μF and 10 μF in parallel with the chip capacitor. Signal lines connecting the feedback and gain resistors should be as short as possible to minimize inductance and microstrip line effect as shown in [Figure](#page-26-2) 63. Place input and output termination resistors as close as possible to the input/output pins. Traces greater than 1 inch in length should be impedance matched to the corresponding load termination.

Symmetry between the positive and negative paths in the layout of differential circuitry should be maintained to minimize the imbalance of amplitude and phase of the differential signal.

Component value selection is another important parameter in working with high speed and high performance amplifiers. Choosing external resistors that are large in value compared to the value of other critical components will affect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These parasitic capacitors could either be inherent to the device or be a by-product of the board layout and component placement. Moreover, a large resistor will also add more thermal noise to the signal path. Either way, keeping the resistor values low will diminish this interaction. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation and high distortion.

10.2 Layout Example

Continuous ground plane (except under components and sensitive nodes)

Figure 62. LMH6624 and LMH6626 EVM Board Layout Example

RF and RGa placed on board bottom to minimize summing junction parasitics by reducing trace length

Figure 63. LMH6624 and LMH6626 EVM Board Layout Example

EXAS **STRUMENTS**

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

- *Absolute Maximum Ratings for Soldering* [\(SNOA549](http://www.ti.com/lit/pdf/SNOA549))
- *Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers*, Application Note OA-15 ([SNOA367\)](http://www.ti.com/lit/pdf/SNOA367)
- *Semiconductor and IC Package Thermal Metrics* [\(SPRA953](http://www.ti.com/lit/pdf/spra953))

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

11.3 Trademarks

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Oct-2024

*All dimensions are nominal

TEXAS INSTRUMENTS

www.ti.com 18-Oct-2024

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DBV0005A SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Refernce JEDEC MO-178.
- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT

DBV0005A SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DGK0008A VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A VSSOP - 1.1 mm max height TM

SMALL OUTLINE PACKAGE

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A VSSOP - 1.1 mm max height TM

SMALL OUTLINE PACKAGE

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated