



LMH6654, LMH6655

SNOS956E - JUNE 2001 - REVISED AUGUST 2014

## LMH6654, LMH6655 Single and Dual Low Power, 250 MHz, Low Noise Amplifiers

Technical

Documents

Sample &

Buy

#### 1 Features

- $(V_S = \pm 5 V, T_J = 25 °C, Typical Values Unless$ Specified)
- Voltage Feedback Architecture
- Unity Gain Bandwidth 250 MHz
- Supply Voltage Range ±2.5V to ±6V
- Slew Rate 200 V/µsec
- Supply Current 4.5 mA/channel
- Input Common Mode Voltage -5.15V to +3.7V
- Output Voltage Swing ( $R_1 = 100 \Omega$ ) -3.6V to 3.4V
- Input Voltage Noise 4.5 nV/VHz
- Input Current Noise 1.7 pA/VHz
- Settling Time to 0.01% 25 ns

#### Applications 2

- ADC Drivers
- **Consumer Video**
- Active Filters
- **Pulse Delay Circuits**
- xDSL Receiver
- Pre-amps

### 3 Description

Tools &

Software

The LMH6654 and LMH6655 single and dual high speed voltage feedback amplifiers are designed to have unity-gain stable operation with a bandwidth of 250 MHz. They operate from ±2.5 V to ±6 V and each channel consumes only 4.5 mA. The amplifiers feature very low voltage noise and wide output swing to maximize signal-to-noise ratio, and possess a true single supply capability with input common mode voltage range extending 150 mV below negative rail and within 1.3 V of the positive rail. The high speed and low power combination of the LMH6654 and LMH6655 make these products an ideal choice for many portable, high speed applications where power is at a premium.

Support &

Community

**.**...

The LMH6654 and LMH6655 are built on TI's Advance VIP10™ (Vertically Integrated PNP) complementary bipolar process.

The LMH6654 is packaged in 5-Pin SOT-23 and 8-Pin SOIC. The LMH6655 is packaged in 8-Pin VSSOP (DGK) and 8-Pin SOIC.

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
LMH6654	SOIC (8)	4.90 mm x 3.91 mm					
LMH6654	SOT-23 (5)	2.90 mm x 1.60 mm					
LMH6655	SOIC (8)	4.90 mm x 3.91 mm					
LMH6655	VSSOP (8)	3.00 mm x 3.00 mm					

#### Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Figure 1. Input Voltage and Curernt Noise vs. Frequency ( $V_s = \pm 5V$ )





2

## **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	Handling Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	±5V Electrical Characteristics 5
	6.6	5V Electrical Characteristics7
	6.7	Typical Characteristics9

7	App	lication and Implementation	16
	7.1	Application Information	16
	7.2	Typical Application	16
8	Pow	er Supply Recommendations	20
	8.1	Power Dissipation	20
9	Layo	out	20
	9.1	Layout Guidelines	20
10	Dev	ice and Documentation Support	21
	10.1	Documentation Support	21
	10.2	Electrostatic Discharge Caution	21
	10.3	Glossary	21
11	Mec	hanical, Packaging, and Orderable	
	Infor	mation	21

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision D (March 2013) to Revision E Page
•	Changed data sheet structure and organization. Added, updated, or renamed the following sections: Device Information Table, Application and Implementation; Power Supply Recommendations; Device and Documentation Support; Mechanical, Packaging, and Ordering Information. Deleted Switching Characteristics due to redundancy
•	Changed from Junction Temperature Range to "Operating Temperature Range"
•	Deleted $T_J = 25^{\circ}C$
•	Deleted $T_J = 25^{\circ}C$
C	hanges from Revision C (March 2013) to Revision D Page
•	Changed layout of National Data Sheet to TI format

www.ti.com



## 5 Pin Configuration and Functions





#### **Pin Functions**

• N/C

v

OUTPUT

N/C

	PIN					
	LMH6654		LMH6655	I/O	DESCRIPTION	
NAME	DBV	D	DGK			
-IN	4	2		I	Inverting Input	
+IN	3	3		I	Non-inverting Input	
-IN A			2	I	ChA Inverting Input	
+IN A			3	I	ChA Non-inverting Input	
-IN B			6	I	ChB Inverting Input	
+IN B			5	I	ChB Non-inverting Input	
N/C		1, 5, 8		_	No Connection	
OUT A			1	0	ChA Output	
OUT B			7	0	ChB Output	
OUTPUT	1	6		0	Output	
V-	2	4	4	I	Negative Supply	
V <sup>+</sup>	5	7	8	I	Positive Supply	

SNOS956E - JUNE 2001 - REVISED AUGUST 2014

www.ti.com

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub> Differential			±1.2	V
Output Short Circuit Du	uration	See (2)		
Supply Voltage (V <sup>+</sup> - V			13.2	V
Voltage at Input pins			V <sup>+</sup> +0.5 V⁻ -0.5	V
Junction Temperature <sup>(</sup>	3)		V <sup>-</sup> -0.5 °€ 150 °€	
Coldoring Information	Infrared or Convection (20 sec.)		235	°C
Soluening mormation	Wave Soldering (10 sec.)		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

(3) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PC board.

### 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	-65	150	°C
V <sub>(ESD)</sub>	Electrostatic discharge <sup>(1)</sup>	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(2)</sup>		2000	V
(LOD)		Machine model (MM) <sup>(3)</sup>		200	v

(1) Human body model, 1.5 k $\Omega$  in series with 100 pF. Machine model:  $0\Omega$  in series with 100 pF.

(2) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	±2.5	±6.0	V
Operating Temperature Range	-40	85	°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Table.

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SOIC (D)	VSSOP (DGK)	SOT-23 (D)	
		8 PINS	8 PINS	5 PINS	UNIT
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	172	235	265	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

### 6.5 ±5V Electrical Characteristics

Unless otherwise specified, all limits ensured for V<sup>+</sup> = +5V, V<sup>-</sup> = -5V, V<sub>CM</sub> = 0V, A<sub>V</sub> = +1, R<sub>F</sub> = 25 $\Omega$  for gain = +1, R<sub>F</sub> = 402 $\Omega$ for gain  $\geq$  +2, and R<sub>1</sub> = 100 $\Omega$ . **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
DYNAMIC	PERFORMANCE						
		A <sub>V</sub> = +1		250			
£	Class Loss Bandwidth	A <sub>V</sub> = +2		130			
ICL	Close Loop Bandwidth	A <sub>V</sub> = +5		52		MHZ	
		A <sub>V</sub> = +10		26			
	Gain Bandwidth Product	A <sub>V</sub> ≥ +5		260		MHz	
GBWP	Bandwidth for 0.1 dB Flatness	A <sub>V</sub> +1		18		MHz	
φm	Phase Margin			50		deg	
SR	Slew Rate <sup>(3)</sup>	$A_V = +1$ , $V_{IN} = 2 V_{PP}$		200		V/µs	
t <sub>S</sub>	Settling Time 0.01%	A <sub>V</sub> = +1, 2V Step		25		ns	
-	0.1%			15		ns	
t <sub>r</sub>	Rise Time	A <sub>V</sub> = +1, 0.2V Step		1.4		ns	
t <sub>f</sub>	Fall Time	A <sub>V</sub> = +1, 0.2V Step		1.2		ns	
DISTORTI	ON and NOISE RESPONSE						
en	Input Referred Voltage Noise	f ≥ 0.1 MHz		4.5		nV/√Hz	
i <sub>n</sub>	Input-Referred Current Noise	f ≥ 0.1 MHz		1.7		pA/√Hz	
	Second Harmonic Distortion	$A_V = +1, f = 5 MHz$		-80		dBo	
	Third Harmonic Distortion	$V_0 = 2 V_{PP}, R_L = 100\Omega$		-85		abc	
X <sub>t</sub>	Crosstalk (for LMH6655 only)	Input Referred, 5 MHz, Channel-to-Channel		-80		dB	
DG	Differential Gain	$A_V = +2$ , NTSC, $R_L = 150\Omega$		0.01%			
DP	Differential Phase	$A_V = +2$ , NTSC, $R_L = 150\Omega$		0.025		deg	
INPUT CH	ARACTERISTICS						
V <sub>OS</sub>	Input Offset Voltage	$V_{CM} = 0V$	-3 -4	±1	3 <b>4</b>	mV	
TC V <sub>OS</sub>	Input Offset Average Drift	$V_{CM} = 0V^{(4)}$		6		μV/°C	
IB	Input Bias Current	$V_{CM} = 0V$		5	12 <b>18</b>	μA	
I <sub>OS</sub>	Input Offset Current	$V_{CM} = 0V$	−1 <b>−2</b>	0.3	1 <b>2</b>	μA	
P	Input Posistonco	Common Mode		4		MΩ	
NIN	input Resistance	Differential Mode		20		kΩ	
C	Input Canacitance	Common Mode		1.8		ъĘ	
CIN	input Capacitance	Differential Mode		1		μr	
CMRR	Common Mode Rejection Ration	Input Referred, $V_{CM} = 0V \text{ to } -5V$	70 <b>68</b>	90		dB	
	Input Common Mode Voltage Design			-5.15	-5.0	1/	
CIVIVK	input Common- wode voltage Range		3.5	3.7		V	
TRANSFE	R CHARACTERISTICS						
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_O = 4 V_{PP}, R_L = 100\Omega$	60 <b>58</b>	67		dB	

(1)

All limits are specified by testing or statistical analysis. Typical Values represent the most likely parametric norm. (2)

(3) Slew rate is the slower of the rising and falling slew rates. Slew rate is rate of change from 10% to 90% of output voltage step.

(4) Offset voltage average drift is determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change. SNOS956E - JUNE 2001 - REVISED AUGUST 2014

www.ti.com

STRUMENTS

EXAS

### ±5V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V<sup>+</sup> = +5V, V<sup>-</sup> = -5V, V<sub>CM</sub> = 0V, A<sub>V</sub> = +1, R<sub>F</sub> = 25 $\Omega$  for gain = +1, R<sub>F</sub> = 402 $\Omega$  for gain ≥ +2, and R<sub>L</sub> = 100 $\Omega$ . **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
OUTPUT	CHARACTERISTICS					
	Output Swing High	No Load	3.4 <b>3.2</b>	3.6		
Vo	Output Swing Low	No Load		-3.9	-3.7 <b>-3.5</b>	V
	Output Swing High	$R_L = 100\Omega$	3.2 <b>3.0</b>	3.4		
	Output Swing Low	$R_L = 100\Omega$		-3.6	-3.4 <b>-3.2</b>	
	Short Circuit Current <sup>(5)</sup>	Sourcing, $V_O = 0V$ $\Delta V_{IN} = 200 \text{ mV}$	145 <b>130</b>	280		~^^
ISC		Sinking, $V_O = 0V$ $\Delta V_{IN} = 200 \text{ mV}$	100 <b>80</b>	185		mA
	Output Current	Sourcing, $V_0 = +3V$		80		~^ ^
OUT	Output Current	Sinking, $V_0 = -3V$		120		mA
R <sub>O</sub>	Output Resistance	A <sub>V</sub> = +1, f <100 kHz		0.08		Ω
POWER	SUPPLY		•		÷	
PSRR	Power Supply Rejection Ratio	Input Referred, V <sub>S</sub> = ±5V to ±6V	60	76		dB
I <sub>S</sub>	Supply Current (per channel)			4.5	6 7	mA

(5) Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

6

Copyright © 2001–2014, Texas Instruments Incorporated



#### 6.6 5V Electrical Characteristics

Unless otherwise specified, all limits ensured for V<sup>+</sup> = +5V, V<sup>-</sup> = -0V, V<sub>CM</sub> = 2.5V, A<sub>V</sub> = +1, R<sub>F</sub> = 25  $\Omega$  for gain = +1, R<sub>F</sub> = 402 $\Omega$  for gain ≥ +2, and R<sub>L</sub> = 100 $\Omega$  to V<sup>+</sup>/2. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
DYNAMIC	PERFORMANCE						
		A <sub>V</sub> = +1		230			
4	Class Less Dendwidth	A <sub>V</sub> = +2		120		MHz	
ICL	Close Loop Bandwidth	A <sub>V</sub> = +5		50			
		A <sub>V</sub> = +10		25			
GBWP	Gain Bandwidth Product	$A_V \ge +5$		250		MHz	
	Bandwidth for 0.1 dB Flatness	A <sub>V</sub> = +1		17		MHz	
φm	Phase Margin			48		deg	
SR	Slew Rate <sup>(3)</sup>	$A_V = +1, V_{IN} = 2 V_{PP}$		190		V/µs	
	Settling Time			30		ns	
t <sub>S</sub>	0.01%	$A_V = +1$ , 2V Step		00			
	0.1%			20		ns	
t <sub>r</sub>	Rise Time	A <sub>V</sub> = +1, 0.2V Step		1.5		ns	
t <sub>f</sub>	Fall Time	A <sub>V</sub> = +1, 0.2V Step		1.35		ns	
DISTORT	ION and NOISE RESPONSE						
e <sub>n</sub>	Input Referred Voltage Noise	f ≥ 0.1 MHz		4.5		nV/√Hz	
i <sub>n</sub>	Input Referred Current Noise	f ≥ 0.1 MHz		1.7		pA/√Hz	
	Second Harmonic Distortion	$A_V = +1, f = 5 MHz$		-65		dBc	
	Third Harmonic Distortion	$V_0 = 2 V_{PP}, R_L = 100\Omega$		-70		abo	
X <sub>t</sub>	Crosstalk (for LMH6655 only)	Input Referred, 5 MHz		-78		dB	
INPUT CH	IARACTERISTICS						
V <sub>OS</sub>	Input Offset Voltage	V <sub>CM</sub> = 2.5V	-5 <b>-6.5</b>	±2	5 <b>6.5</b>	mV	
TC V <sub>OS</sub>	Input Offset Average Drift	$V_{CM} = 2.5 V^{(4)}$		6		μV/°C	
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 2.5V		6	12 <b>18</b>	μA	
I <sub>OS</sub>	Input Offset Current	V <sub>CM</sub> = 2.5V	-2 -3	0.5	2 <b>3</b>	μA	
		Common Mode		4		MΩ	
R <sub>IN</sub>	Input Resistance	Differential Mode		20		kΩ	
0		Common Mode		1.8		<b>.</b>	
CIN	Input Capacitance	Differential Mode		1		рг	
CMRR	Common Mode Rejection Ration	Input Referred, V <sub>CM</sub> = 0V to -2.5V	70 <b>68</b>	90		dB	
	Innut Common Mode Voltogo Daras	CMRR ≥ 50 dB		-0.15	0	V	
CIVIVR	input Common wode voltage Range		3.5	3.7		v	
TRANSFE	ER CHARACTERISTICS						
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_0 = 1.6 V_{PP}, R_L = 100\Omega$	58 <b>55</b>	64		dB	

All limits are specified by testing or statistical analysis.
Typical Values represent the most likely parametric norm.
Slew rate is the slower of the rising and falling slew rates. Slew rate is rate of change from 10% to 90% of output voltage step.

(4) Offset voltage average drift is determined by dividing the change in V<sub>OS</sub> at temperature extremes into the total temperature change.

ISTRUMENTS www.ti.com

EXAS

### **5V Electrical Characteristics (continued)**

Unless otherwise specified, all limits ensured for V<sup>+</sup> = +5V, V<sup>-</sup> = -0V, V<sub>CM</sub> = 2.5V, A<sub>V</sub> = +1, R<sub>F</sub> = 25  $\Omega$  for gain = +1, R<sub>F</sub> = 402 $\Omega$  for gain ≥ +2, and R<sub>L</sub> = 100 $\Omega$  to V<sup>+</sup>/2. **Boldface** limits apply at the temperature extremes.

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
OUTPUT	CHARACTERISTICS						
	Output Swing High	No Load	3.6 <b>3.4</b>	3.75			
Vo	Output Swing Low	No Load		0.9	1.1 <b>1.3</b>	V	
	Output Swing High	$R_L = 100\Omega$	3.5 <b>3.35</b>	3.70			
	Output Swing Low	$R_L = 100\Omega$		1	1.3 <b>1.45</b>		
	Short Circuit Current <sup>(5)</sup>	Sourcing , $V_O = 2.5V$ $\Delta V_{IN} = 200 \text{ mV}$	90 <b>80</b>	170			
ISC		Sinking, $V_O = 2.5V$ $\Delta V_{IN} = 200 \text{ mV}$	70 <b>60</b>	140		ША	
	Output Current	Sourcing, $V_0 = +3.5V$		30		~ ^	
OUT	Oulput Current	Sinking, $V_0 = 1.5V$		60		mA	
R <sub>O</sub>	Output Resistance	$A_V = +1$ , f <100 kHz		.08		Ω	
POWER S	SUPPLY		-		,		
PSRR	Power Supply Rejection Ratio	Input Referred , $V_S = \pm 2.5V$ to $\pm 3V$	60	75		dB	
I <sub>S</sub>	Supply Current (per channel)			4.5	6 7	mA	

(5) Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

8

Copyright © 2001–2014, Texas Instruments Incorporated



#### 6.7 Typical Characteristics

25°C, V<sup>+</sup> = ±5 V, V<sup>-</sup> = -5, R<sub>F</sub> = 25  $\Omega$  for gain = +1, R<sub>F</sub> = 402  $\Omega$  for gain ≥ +2 and R<sub>L</sub> = 100  $\Omega$ , unless otherwise specified.



### **Typical Characteristics (continued)**

25°C, V<sup>+</sup> = ±5 V, V<sup>-</sup> = -5, R<sub>F</sub> = 25  $\Omega$  for gain = +1, R<sub>F</sub> = 402  $\Omega$  for gain ≥ +2 and R<sub>L</sub> = 100  $\Omega$ , unless otherwise specified.

![](_page_9_Figure_5.jpeg)

![](_page_10_Picture_0.jpeg)

![](_page_10_Figure_4.jpeg)

#### LMH6654, LMH6655 SNOS956E – JUNE 2001 – REVISED AUGUST 2014

TEXAS INSTRUMENTS

www.ti.com

![](_page_11_Figure_4.jpeg)

![](_page_11_Figure_5.jpeg)

![](_page_12_Picture_0.jpeg)

![](_page_12_Figure_4.jpeg)

![](_page_12_Figure_5.jpeg)

### **Typical Characteristics (continued)**

25°C, V<sup>+</sup> = ±5 V, V<sup>-</sup> = -5, R<sub>F</sub> = 25  $\Omega$  for gain = +1, R<sub>F</sub> = 402  $\Omega$  for gain ≥ +2 and R<sub>L</sub> = 100  $\Omega$ , unless otherwise specified.

![](_page_13_Figure_5.jpeg)

![](_page_14_Picture_0.jpeg)

![](_page_14_Figure_4.jpeg)

![](_page_15_Picture_1.jpeg)

### 7 Application and Implementation

#### 7.1 Application Information

The LMH6654 single and LMH6655 dual high speed, voltage feedback amplifiers are manufactured on TI's new VIP10<sup>TM</sup> (Vertically Integrated PNP) complementary bipolar process. These amplifiers can operate from ±2.5 V to ±6 V power supply. They offer low supply current, wide bandwidth, very low voltage noise and large output swing. Many of the typical performance plots found in the datasheet can be reproduced if 50  $\Omega$  coax and 50  $\Omega$  R<sub>IN</sub>/R<sub>OUT</sub> resistors are used.

#### 7.2 Typical Application

#### 7.2.1 Design Requirements

#### 7.2.1.1 Components Selection and Feedback Resistor

It is important in high-speed applications to keep all component leads short since wires are inductive at high frequency. For discrete components, choose carbon composition axially leaded resistors and micro type capacitors. Surface mount components are preferred over discrete components for minimum inductive effect. Never use wire wound type resistors in high frequency applications.

Large values of feedback resistors can couple with parasitic capacitance and cause undesired effects such as ringing or oscillation in high-speed amplifiers. Keep resistors as low as possible consistent with output loading consideration. For a gain of 2 and higher, 402  $\Omega$  feedback resistor used for the typical performance plots gives optimal performance. For unity gain follower, a 25  $\Omega$  feedback resistor is recommended rather than a direct short. This effectively reduces the Q of what would otherwise be a parasitic inductance (the feedback wire) into the parasitic capacitance at the inverting input.

#### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Driving Capacitive Loads

Capacitive loads decrease the phase margin of all op amps. The output impedance of a feedback amplifier becomes inductive at high frequencies, creating a resonant circuit when the load is capacitive. This can lead to overshoot, ringing and oscillation. To eliminate oscillation or reduce ringing, an isolation resistor can be placed as shown in Figure 41 below. At frequencies above

$$F = \frac{1}{2 \pi R_{\rm ISO} C_{\rm LOAD}}$$
(1)

the load impedance of the Amplifier approaches  $R_{ISO}$ . The desired performance depends on the value of the isolation resistor. The isolation resistance vs. capacitance load graph in the typical performance characteristics provides the means for selection of the value of  $R_S$  that provides  $\leq 3$  dB peaking in closed loop  $A_V = 1$  response. In general, the bigger the isolation resistor, the more damped the pulse response becomes. For initial evaluation, a 50 $\Omega$  isolation resistor is recommended.

![](_page_15_Figure_16.jpeg)

Figure 41. Isolation Resistor Placement

![](_page_16_Picture_0.jpeg)

**Typical Application (continued)** 

#### 7.2.2.2 Bias Current Cancellation

In order to cancel the bias current errors of the non-inverting configuration, the parallel combination of the gain setting  $R_g$  and feedback  $R_f$  resistors should equal the equivalent source resistance  $R_{seq}$  as defined in Figure 42. Combining this constraint with the non-inverting gain equation, allows both  $R_f$  and  $R_g$  to be determined explicitly from the following equations:

$$R_f = A_V R_{seq}$$
 and  $R_q = R_f / (A_V - 1)$ 

(2)

For inverting configuration, bias current cancellation is accomplished by placing a resistor  $R_b$  on the non-inverting input equal in value to the resistance seen by the inverting input ( $R_f$ //( $R_g$ + $R_s$ ). The additional noise contribution of  $R_b$  can be minimized through the use of a shunt capacitor.

![](_page_16_Figure_9.jpeg)

Figure 42. Non-Inverting Amplifier Configuration

![](_page_16_Figure_11.jpeg)

Figure 43. Inverting Amplifier Configuration

![](_page_17_Picture_1.jpeg)

#### **Typical Application (continued)**

#### 7.2.2.3 Total Input Noise vs. Source Resistance

The noise model for the non-inverting amplifier configuration showing all noise sources is described in Figure 44. In addition to the intrinsic input voltage noise  $(e_n)$  and current noise  $(i_n = i_{n+} = i_{n-})$  sources, there also exits thermal voltage noise  $e_t = \sqrt{4kTR}$  associated with each of the external resistors. Equation 3 provides the general form for total equivalent input voltage noise density  $(e_{ni})$ . Equation 4 is a simplification of Equation 3 that assumes  $R_f || R_g = R_{seq}$  for bias current cancellation. Figure 45 illustrates the equivalent noise model using this assumption. The total equivalent output voltage noise  $(e_{no})$  is  $e_{ni} * A_V$ .

![](_page_17_Figure_6.jpeg)

Figure 44. Non-Inverting Amplifier Noise Model

Figure 45. Noise Model with  $R_f \parallel R_g = R_{seq}$ 

$$e_{ni} = \sqrt{e_n^2 + 2 (i_n \cdot R_{Seq})^2 + 4kT (2R_{Seq})}$$

(4)

(3)

If bias current cancellation is not a requirement, then  $R_f \parallel R_g$  does not need to equal  $R_{seq}$ . In this case, according to Equation 3,  $R_f$  and  $R_g$  should be as low as possible in order to minimize noise. Results similar to Equation 3 are obtained for the inverting configuration on if  $R_{seq}$  is replaced by  $R_b \parallel R_g$  is replaced by  $R_g + R_s$ . With these substitutions, Equation 3 will yield an  $e_{ni}$  referred to the non-inverting input. Referring  $e_{ni}$  to the inverting input is easily accomplished by multiplying  $e_{ni}$  by the ratio of non-inverting to inverting gains.

![](_page_18_Picture_0.jpeg)

#### **Typical Application (continued)**

#### 7.2.2.3.1 Noise Figure

NF = 10LOG 
$$\left[\frac{S_i/N_i}{S_o/N_o}\right] = 10LOG \left[\frac{e_{ni}^2}{e_t^2}\right]$$

The noise figure formula is shown in Equation 5. The addition of a terminating resistor  $R_T$ , reduces the external thermal noise but increases the resulting NF.

The NF is increased because the R<sub>T</sub> reduces the input signal amplitude thus reducing the input SNR.

$$\left[\frac{e_{n}^{2} + i_{n}^{2} (R_{Seq} + (R_{f} || R_{g}))^{2} + 4KTR_{Seq} + 4kt (R_{f} || R_{g})}{4kTR_{Seq}}\right]$$
(6)

The noise figure is related to the equivalent source resistance ( $R_{seq}$ ) and the parallel combination of  $R_f$  and  $R_g$ . To minimize noise figure, the following steps are recommended:

- 1. Minimize R<sub>f</sub>||R<sub>q</sub>
- 2. Choose the Optimum R<sub>s</sub> (R<sub>OPT</sub>)

R<sub>OPT</sub> is the point at which the NF curve reaches a minimum and is approximated by:

 $R_{OPT} \approx (e_n/i_n)$ 

LMH6654, LMH6655

(5)

SNOS956E - JUNE 2001 - REVISED AUGUST 2014

![](_page_19_Picture_1.jpeg)

### 8 Power Supply Recommendations

#### 8.1 Power Dissipation

The package power dissipation should be taken into account when operating at high ambient temperature and/or high power dissipative conditions. In determining maximum operable temperature of the device, make sure the total power dissipation of the device is considered; this power dissipated in the device with a load connected to the output as well as the nominal dissipation of the op amp.

### 9 Layout

#### 9.1 Layout Guidelines

With all high frequency devices, board layouts with stray capacitance have a strong influence on the AC performance. The LMH6654/LMH6655 are not exception and the inverting input and output pins are particularly sensitive to the coupling of parasitic capacitance to AC ground. Parasitic capacitances on the inverting input and output nodes to ground could cause frequency response peaking and possible circuit oscillation. Therefore, the power supply, ground traces and ground plan should be placed away from the inverting input and output pins. Also, it is very important to keep the parasitic capacitance across the feedback to an absolute minimum.

The PCB should have a ground plane covering all unused portion of the component side of the board to provide a low impedance path. All trace lengths should be minimized to reduce series inductance.

Supply bypassing is required for the amplifiers performance. The bypass capacitors provide a low impedance return current path at the supply pins. They also provide high frequency filtering on the power supply traces. It is recommended that a ceramic decoupling capacitor 0.1  $\mu$ F chip should be placed with one end connected to the ground plane and the other side as close as possible to the power pins. An additional 10  $\mu$ F tantalum electrolytic capacitor should be connected in parallel, to supply current for fast large signal changes at the output.

![](_page_19_Figure_11.jpeg)

Figure 46. Supply Bypass Capacitors

#### 9.1.1 Evaluation Boards

TI provides the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization.

DEVICE	PACKAGE	EVALULATION BOARD PN
LMH6654MF	5-Pin SOT-23	LMH730216
LMH6654MA	8-Pin SOIC	LMH730227
LMH6655MA	8-Pin SOIC	LMH730036
LMH6655MM	8-Pin VSSOP (DGK)	LMH730123

![](_page_20_Picture_0.jpeg)

Components Needed to Evaluate the LMH6654 on the LMH730227 Evaluation Board:

- R<sub>f</sub>, R<sub>a</sub> use the datasheet to select values.
- R<sub>IN</sub>, R<sub>OUT</sub> typically 50 Ω (Refer to the Basic Operation section of the evaluation board datasheet for details)
- R<sub>f</sub> is an optional resistor for inverting again configurations (select R<sub>f</sub> to yield desired input impedance = R<sub>a</sub>||R<sub>f</sub>)
- C<sub>1</sub>, C<sub>2</sub> use 0.1 µF ceramic capacitors
- C<sub>3</sub>, C<sub>4</sub> use 10 µF tantalum capacitors

Components not used:

- 1. C<sub>5</sub>, C<sub>6</sub>, C<sub>7</sub>, C<sub>8</sub>
- 2. R1 thru R8

The evaluation boards are designed to accommodate dual supplies. The board can be modified to provide single operation. For best performance;

- 1) Do not connect the unused supply.
- 2) Ground the unused supply pin.

### **10** Device and Documentation Support

#### **10.1** Documentation Support

#### 10.1.1 Related Documentation

#### 10.1.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMH6654	Click here	Click here	Click here	Click here	Click here
LMH6655	Click here	Click here	Click here	Click here	Click here

#### **10.2 Electrostatic Discharge Caution**

![](_page_20_Picture_23.jpeg)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 10.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

![](_page_21_Picture_0.jpeg)

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMH6654MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH66 54MA	Samples
LMH6654MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH66 54MA	Samples
LMH6654MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A66A	Samples
LMH6654MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A66A	Samples
LMH6655MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH66 55MA	Samples
LMH6655MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH66 55MA	Samples
LMH6655MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A67A	Samples
LMH6655MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A67A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

![](_page_22_Picture_0.jpeg)

## PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![](_page_23_Picture_1.jpeg)

Texas

STRUMENTS

### TAPE AND REEL INFORMATION

![](_page_23_Figure_4.jpeg)

![](_page_23_Figure_5.jpeg)

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

![](_page_23_Figure_7.jpeg)

'All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6654MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6654MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6654MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6655MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6655MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6655MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

![](_page_24_Picture_0.jpeg)

## PACKAGE MATERIALS INFORMATION

18-Oct-2024

![](_page_24_Figure_4.jpeg)

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6654MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6654MF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMH6654MFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMH6655MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6655MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMH6655MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

18-Oct-2024

### TUBE

![](_page_25_Figure_5.jpeg)

### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMH6654MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMH6655MA/NOPB	D	SOIC	8	95	495	8	4064	3.05

## **DBV0005A**

![](_page_26_Picture_1.jpeg)

## **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

![](_page_26_Figure_5.jpeg)

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.

![](_page_26_Picture_12.jpeg)

## DBV0005A

## **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

![](_page_27_Figure_4.jpeg)

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

![](_page_27_Picture_8.jpeg)

## DBV0005A

## **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

![](_page_28_Figure_4.jpeg)

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

![](_page_28_Picture_8.jpeg)

## **DGK0008A**

![](_page_29_Picture_1.jpeg)

## **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

![](_page_29_Figure_5.jpeg)

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.

![](_page_29_Picture_13.jpeg)

## DGK0008A

## **EXAMPLE BOARD LAYOUT**

## <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

![](_page_30_Figure_4.jpeg)

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.

![](_page_30_Picture_11.jpeg)

## DGK0008A

## **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

![](_page_31_Figure_4.jpeg)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

![](_page_31_Picture_7.jpeg)

## D0008A

![](_page_32_Picture_1.jpeg)

## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

![](_page_32_Figure_5.jpeg)

#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

![](_page_32_Picture_12.jpeg)

## D0008A

## **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

![](_page_33_Figure_4.jpeg)

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

![](_page_33_Picture_8.jpeg)

## D0008A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

![](_page_34_Figure_4.jpeg)

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

![](_page_34_Picture_8.jpeg)

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated