SLOS289E - DECEMBER 1999 - REVISED SEPTEMBER 2006

**Operational Amplifier** 

**TLV4112** 

D, DGN, OR P PACKAGE

(TOP VIEW)

6

10UT □

1IN-□

1IN+□

**GND**□

□ V<sub>DD</sub>

□ 20UT

□ 2IN –

□ 2IN+

- High Output Drive . . . >300 mA
- Rail-To-Rail Output
- Unity-Gain Bandwidth . . . 2.7 MHz
- Slew Rate . . . 1.5 V/μs
- Supply Current . . . 700 μA/Per Channel
- Supply Voltage Range . . . 2.5 V to 6 V
- Specified Temperature Range:
  - $T_A = 0$ °C to 70°C . . . Commercial Grade
  - $-T_A = -40$ °C to 125°C . . . Industrial Grade
- Universal OpAmp EVM

### description

The TLV411x single supply operational amplifiers provide output currents in excess of 300 mA at 5 V. This enables standard pin-out amplifiers to be used as high current buffers or in coil driver applications. The TLV4110 and TLV4113 come with a shutdown feature.


The TLV411x is available in the ultra small MSOP PowerPAD™ package, which offers the exceptional thermal impedance required for amplifiers delivering high current levels.

All TLV411x devices are offered in PDIP, SOIC (single and dual) and MSOP PowerPAD (dual).


### **FAMILY PACKAGE TABLE**

DEVICE	NUMBER OF	PAC	KAGE TY	PES	CHITDOWN	UNIVERSAL
	CHANNELS	MSOP	PDIP	SOIC	SHUTDOWN	EVM BOARD
TLV4110	1	8	8	8	Yes	
TLV4111	1	8	8	8	_	Refer to the EVM Selection Guide
TLV4112	2	8	8	8	_	(Lit# SLOU060)
TLV4113	2	10	14	14	Yes	(=:

# HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT



# LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



SLOS289E - DECEMBER 1999 - REVISED SEPTEMBER 2006

### **TLV4110 AND TLV4111 AVAILABLE OPTIONS**

		PACKAGED DEVICES							
T <sub>A</sub>	CMALL OUTLINE	MSOP	DI ACTIC DID						
'A	SMALL OUTLINE (D)†‡	SMALL OUTLINE (DGN)†	SYMBOL	PLASTIC DIP (P)					
200 1- 7000	TLV4110CD	TLV4110CDGN	xxTIAHL	TLV4110CP					
0°C to 70°C	TLV4111CD	TLV4111CDGN	xxTIAHN	TLV4111CP					
-40°C to 125°C	TLV4110ID	TLV4110IDGN	xxTIAHM	TLV4110IP					
-40 C to 125°C	TLV4111ID	TLV4111IDGN	xxTIAHO	TLV4111IP					


<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV4110CDR).

### **TLV4112 AND TLV4113 AVAILABLE OPTIONS**

		PACKAGED DEVICES								
TA	SMALL OUTLINE (D)†‡		DI ACTIC DID							
'A		SMALL OUTLINE (DGN) <sup>†</sup>	SYMBOL	SMALL OUTLINE (DGQ)†	SYMBOL	PLASTIC DIP (P)				
000 1- 7000	TLV4112CD	TLV4112DGN	xxTIAHP	_	_	TLV4112CP				
0°C to 70°C	TLV4113CD	_	_	TLV4113CDGQ	xxTIAHR	TLV4113CN				
-40°C to 125°C	TLV4112ID	TLV4112IDGN	xxTIAHQ	_	_	TLV4112IP				
-40 C to 125°C	TLV4113ID	_	_	TLV4113IDGQ	xxTIAHS	TLV4113IN				

<sup>†</sup> This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV4112CDR).

### **TLV411x PACKAGE PIN OUTS**





<sup>‡</sup> In the SOIC package, the maximum RMS output power is thermally limited to 350 mW; 700 mW peaks can be driven, as long as the RMS value is less than 350 mW.

<sup>‡</sup> In the SOIC package, the maximum RMS output power is thermally limited to 350 mW; 700 mW peaks can be driven, as long as the RMS value is less than 350 mW.

SLOS289E - DECEMBER 1999 - REVISED SEPTEMBER 2006

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	
Differential input voltage, V <sub>ID</sub>	±V <sub>DD</sub>
Input voltage range, V <sub>I</sub>	
Output current, I <sub>O</sub> (see Note 2)	
Continuous /RMS output current, $I_O$ (each output of amplifier): $T_J \le$	≤ 105°C 350 mA
T∫≤	≤ 150°C 110 mA
Peak output current, $I_O$ (each output of amplifier: $T_J \le 105^{\circ}C$	
T <sub>J</sub> ≤ 150°C	155 mA
Continuous total power dissipation	
Operating free-air temperature range, T <sub>A</sub> : C suffix	0°C to 70°C
I suffix	40°C to 125°C
Maximum junction temperature, T <sub>J</sub>	
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

NOTES: 1. All voltage values, except differential voltages, are with respect to GND.

2. To prevent permanent damage the die temperature must not exceed the maximum junction temperature.

### **DISSIPATION RATING TABLE**

PACKAGE	θJC (°C/W)	θJA (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.3	1022 mW	204.4 mW
DGN (8) <sup>‡</sup>	4.7	52.7	2.37 W	474.4 mW
DGQ (10)‡	4.7	52.3	2.39 W	478 mW
P (8)	41	104	1200 mW	240.4 mW
N (14)	32	78	1600 mW	320.5 mW

<sup>\*\*</sup>See The Texas Instruments document, PowerPAD Thermally Enhanced Package Application Report (literature number SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled Texas Instruments Recommended Board for PowerPAD on page 33 of the before mentioned document.

### recommended operating conditions

			MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>			2.5	6	V
Common-mode input voltage range, V <sub>ICR</sub>				V <sub>DD</sub> -1.5	V
Operating free-air temperature, T <sub>A</sub>	C-suffix		0	70	
	I-suffix	I-suffix		125	°C
	\// <sub>2-2</sub> \	V <sub>DD</sub> = 3 V	2.1		
_	V(on)	$V_{DD} = 5 V$	3.8		
Shutdown turn-on/off voltage level§	) // m	V <sub>DD</sub> = 3 V		0.9	V
	V(off)	$V_{DD} = 5 V$		1.65	

<sup>§</sup> Relative to GND



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SLOS289E - DECEMBER 1999 - REVISED SEPTEMBER 2006

# electrical characteristics at recommend operating conditions, $V_{DD}$ = 3 V and 5 V (unless otherwise noted)

### dc performance

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNITS		
.,				25°C		175	3500	.,		
VIO	Input offset voltage			V C = VDD/2, $R_1 = 100 \Omega$ ,	$V_{O} = V_{DD}/2$ ,	Full range			4000	μV
αVIO	Offset voltage draft	11(_ = 100 \$2,	115 = 30 22	25°C		3		μV/°C		
CMDD	Common-mode rejection ratio	$V_{DD} = 3 V$ , $R_S = 50 \Omega$	$V_{IC} = 0$ to 2 V,	25°C		63		10		
CMRR		$V_{DD} = 5 \text{ V},$ $R_S = 50 \Omega$	$V_{IC} = 0$ to 4 V,	25°C		68		dB		
		V <sub>DD</sub> = 3 V,	R <sub>L</sub> =100 Ω	25°C	78	84				
				Full range	67					
		V <sub>O(PP)</sub> =0 to 1V	D: 40 kg	25°C	85	100				
1.	Large-signal differential voltage		R <sub>L</sub> =10 kΩ	Full range	75			-ID		
AVD	amplification		5 400 0	25°C	88	94		dB		
		V <sub>DD</sub> = 5 V,	R <sub>L</sub> =100 Ω	Full range	75					
		VO(PP)=0 to 3V		25°C	90	110				
			R <sub>L</sub> =10 kΩ	Full range	85					

Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

### input characteristics

PARAMETER		TEST CONDITIONS		T <sub>A</sub> †	MIN	TYP	MAX	UNITS
	Input offset current			25°C		0.3	25	
IIO		$V_{IC} = V_{DD}/2$	TLV411xC	Full range			50	
			TLV411xI				250	
				25°C		0.3	50	рA
I <sub>IB</sub>	Input bias current	$V_O = V_{DD}/2$ , R <sub>S</sub> = 50 $\Omega$	TLV411xC	E. II. as a sec			100	
		115 = 30 32	TLV411xI	Full range			500	
r <sub>i(d)</sub>	Differential input resistance			25°C		1000		GΩ
CIC	Common-mode input capacitance	f = 100 Hz		25°C		5		pF

<sup>†</sup> Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix. If not specified, full range is –40°C to 125°C.



SLOS289E - DECEMBER 1999 - REVISED SEPTEMBER 2006

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 3 V and 5 V (unless otherwise noted) (continued)

### output characteristics

	PARAMETER	TEST CONDITI	ONS	T <sub>A</sub> †	MIN	TYP	MAX	UNITS
			404	25°C	2.7	2.97		
		0.1/ 1/ 1/0	$I_{OH} = -10 \text{ mA}$	Full range	2.7			.,
		$V_{DD} = 3 \text{ V},  V_{IC} = V_{DD}/2$	100 4	25°C	2.6	2.73		V
			I <sub>OH</sub> =-100 mA	Full range	2.6			
			10	25°C	4.7	4.96		
Vон	High-level output voltage		$I_{OH} = -10 \text{ mA}$	Full range	4.7			
		$V_{DD} = 5 \text{ V},  V_{IC} = V_{DD}/2$	100 4	25°C	4.6	4.76		
			$I_{OH} = -100 \text{ mA}$	Full range	4.6			V
			I <sub>OH</sub> = -200 mA	25°C	4.45	4.6		
				−40°C to 85°C	4.35			
			10 1	25°C		0.03	0.1	
		V <sub>DD</sub> = 3 V and 5 V,	$I_{OL} = 10 \text{ mA}$	Full range			0.1	
		$V_{IC} = V_{DD}/2$	1- 100 m A	25°C		0.33	0.4	
VOL	Low-level output voltage		I <sub>OL</sub> = 100 mA	Full range			0.55	V
				25°C		0.38	0.6	
VOL		$V_{DD} = 5 \text{ V},  V_{IC} = V_{DD}/2$	I <sub>OL</sub> = 200 mA	–40°C to 85°C			0.7	
	Contract comment t	14 1 10 5 1/4	V <sub>DD</sub> = 3 V	25°C		±220		
IO	Output current <sup>‡</sup>	ivieasured at 0.5 v from rail	Measured at 0.5 V from rail $V_{DD} = 5 \text{ V}$			±320		mA
		Sourcing				800		^
los	Short-circuit output current‡	Sinking		25°C		800		mA

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

### power supply

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNITS
	Complete company (new phases a)	V - V 10	25°C		700	1000	
IDD	Supply current (per channel)	$V_O = V_{DD}/2$	Full range			1500	μΑ
	Power supply rejection ratio (ΔV <sub>DD</sub> / ΔV <sub>IO</sub> )	$V_{DD}$ =2.7 to 3.3 V, No load, $V_{IC}$ = $V_{DD}/2$ V	25°C	70	82		
PSRR			Full range	65			dB
FORK		V <sub>DD</sub> =4.5 to 5.5 V, No load,	25°C	70	79		uБ
		$V_{IC} = V_{DD}/2 V$	Full range	65			

 $<sup>^\</sup>dagger$  Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.

<sup>&</sup>lt;sup>‡</sup> When driving output currents in excess of 200 mA, the MSOP PowerPAD package is required for thermal dissipation.

SLOS289E - DECEMBER 1999 - REVISED SEPTEMBER 2006

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 3 V and 5 V (unless otherwise noted) (continued)

### dynamic performance

PARAMETER		TEST CONDITION	TEST CONDITIONS		MIN	TYP	MAX	UNITS	
GBWP	Gain bandwidth product	R <sub>L</sub> =100 Ω	C <sub>L</sub> =10 pF	25°C		2.7		MHz	
	Slew rate at unity gain	$R_L = 100 \Omega$ ,	\/ 2.\/	25°C	0.8	1.57			
0.0			$V_{DD} = 3 V$	Full range	0.55				
SR			V <sub>DD</sub> = 5 V	25°C	1	1.57		V/μs	
				Full range	0.7				
φМ	Phase margin		<b>D</b> 400 0 40 <b>D</b>	O 40 = E	0500		66		
	Gain margin	$R_L = 100 \Omega$	$C_L = 10 pF$	25°C		16		dB	
	Settling time	V(STEP)pp = 1 V, Ay = -1, C <sub>L</sub> = 10 pF, R <sub>L</sub> = 100 Ω	0.1%	25°C		0.7			
t <sub>S</sub>			0.01%	23 0		1.3		μs	

<sup>†</sup> Full range is 0°C to 70°C for C suffix and –40°C to 125°C for I suffix. If not specified, full range is –40°C to 125°C.

### noise/distortion performance

PARAMETER TE		TEST CONDITIONS		TA	MIN TYP	MAX	UNITS
THD+N	Total harmonic distortion plus noise	VO(pp) = VDD/2 V	A <sub>V</sub> = 1		0.025		
		$V_{O(pp)} = V_{DD}/2 V$ , $R_L = 100 \Omega$ ,	A <sub>V</sub> = 10	25°C	0.035		
		f = 100 Hz	A <sub>V</sub> = 100		0.15		
.,	Facilitation tracing values	f = 100 Hz		25 C	55		nV/√ <del>Hz</del>
Vn	Equivalent input noise voltage	f = 10 kHz			10		IIV/∀⊓Z
In	Equivalent input noise current	f = 1 kHz	•		0.31	·	fA/√Hz

### shutdown characteristics

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNITS
	Supply current in shutdown mode (per channel)	SHDN = 0 V	25°C		3.4	10	
<sup>I</sup> DD(SHDN)	(TLV4110, TLV4113)	SHDN = 0 V	Full range			15	μΑ
t(ON)	Amplifier turn-on time‡	R <sub>I</sub> = 100 Ω	25°C		1		
t(Off)	Amplifier turn-off time‡	K[ = 100 52	25 C		3.3		μs

<sup>†</sup> Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.

# TLV4110, TLV4111, TLV4112, TLV4113 FAMILY OF HIGH OUTPUT DRIVE OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS289E - DECEMBER 1999 - REVISED SEPTEMBER 2006


### **TYPICAL CHARACTERISTICS**


### **Table of Graphs**


			FIGURE
V <sub>IO</sub>	Input offset voltage	vs Common-mode input voltage	1, 2
CMRR	Common-mode rejection ratio	vs Frequency	3
Vон	High-level output voltage	vs High-level output current	4, 6
VOL	Low-level output voltage	vs Low-level output current	5, 7
Zo	Output impedance	vs Frequency	8
I <sub>DD</sub>	Supply current	vs Supply voltage	9
ksvr	Power supply voltage rejection ratio	vs Frequency	10
$A_{VD}$	Differential voltage amplification and phase	vs Frequency	11
	Gain-bandwidth product	vs Supply voltage	12
SR	Olemente	vs Supply voltage	13
	Slew rate	vs Temperature	14
	Total harmonic distortion+noise	vs Frequency	15
Vn	Equivalent input voltage noise	vs Frequency	16
	Phase margin	vs Capacitive load	17
	Voltage-follower signal pulse response		18, 19
	Inverting large-signal pulse response		20, 21
	Small-signal inverting pulse response		22
	Crosstalk	vs Frequency	23
	Shutdown forward and reverse isolation		24
	Shutdown supply current	vs Free-air temperature	25
	Shutdown supply current/output voltage		26



### **TYPICAL CHARACTERISTICS**







LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT




Figure 7

# INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE




Figure 2

# LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT





Figure 5

### OUTPUT IMPEDANCE vs FREQUENCY



COMMON-MODE REJECTION RATIO vs




Figure 3

# HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT





Figure 6

### SUPPLY CURRENT vs SUPPLY VOLTAGE





### TYPICAL CHARACTERISTICS

# POWER SUPPLY REJECTION RATIO VS FREQUENCY 100 90 R<sub>F</sub> = 1 kΩ R<sub>I</sub> = 100 Ω VIN = 0 V T<sub>A</sub> = 25°C 60 50 40 30 20

f – Frequency – Hz Figure 10

100 k

1 M

10 M

Slew Rate – V/μ s

SR

10 k

### DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE vs





Figure 11



PSRR - Power Supply Rejection Ratio - V

10

0

100

Figure 12

### **SLEW RATE** vs **SUPPLY VOLTAGE** 2.00 1.75 $R_L = 100 \Omega$ $C_L = 10 pF$ 1.50 SR+ 1.25 SR-1.00 0.75 0.50 0.25 0.00 2.5 5 5.5

V<sub>DD</sub> – Supply Voltage – V Figure 13

SLEW RATE
vs
TEMPERATURE





Figure 14

### TOTAL HARMONIC DISTORTION+NOISE


**FREQUENCY** 10 THD+N -Total Harmonic Distortion + Noise  $V_{DD} = 5 V$  $R_L = 100 \Omega$  $V_{O(PP)} = V_{DD}/2$ A<sub>V</sub> = 1, 10, & 100 A = 100A = 1010 100 10 k 100 k 1 k f - Frequency - Hz

Figure 15

### EQUIVALENT INPUT VOLTAGE NOISE vs




PHASE MARGIN vs





rigule i



### TYPICAL CHARACTERISTICS










Figure 23

۷o

3

t - TIME - μs

4

 $V_{IN}$ 

7

Figure 21 SHUTDOWN FORWARD AND

**REVERSE ISOLATION**  $V_{DD} = 3$  and 5 V,  $R_L = 100 \Omega$ , -20  $C_L = 50 pF$ , -40 Shutdown F/R Isolation = 25°C -60 -80 -100-120 -160 l 10 100 k f - Frequency - Hz

Figure 24

Figure 22




Figure 25

### **TYPICAL CHARACTERISTICS**

### SHUTDOWN SUPPLY CURRENT / OUTPUT VOLTAGE




Figure 26

### APPLICATION INFORMATION

### shutdown function

Two members of the TLV411x family (TLV4110/3) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to just nano amps per channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. In order to save power in shutdown mode, an external pullup resistor is required, therefore, to enable the amplifier the shutdown terminal must be pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown.

### driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 1 nF, it is recommended that a resistor be placed in series (RNULL) with the output of the amplifier, as shown in Figure 27. A maximum value of 20  $\Omega$  should work well for most applications.





Figure 27. Driving a Capacitive Load

### offset voltage

The output offset voltage, (VOO) is the sum of the input offset voltage (VIO) and both input bias currents (IIB) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:



$$V_{OO} = V_{IO} \left( 1 + \left( \frac{R_F}{R_G} \right) \right) \pm I_{IB+} R_S \left( 1 + \left( \frac{R_F}{R_G} \right) \right) \pm I_{IB-} R_F$$

Figure 28. Output Offset Voltage Model



### APPLICATION INFORMATION




Figure 29

### general power design considerations

When driving heavy loads at high junction temperatures there is an increased probability of electromigration affecting the long term reliability of ICs. Therefore for this not to be an issue either:

• The output current must be limited (at these high junction temperatures).

or

• The junction temperature must be limited.

The maximum continuous output current at a die temperature 150°C will be 1/3 of the current at 105°C.

The junction temperature will be dependent on the ambient temperature around the IC, thermal impedance from the die to the ambient and power dissipated within the IC.

$$T_J = T_A + \theta_{JA} \times P_{DIS}$$

### Where:

P<sub>DIS</sub> is the IC power dissipation and is equal to the output current multiplied by the voltage dropped across the output of the IC.

 $\theta_{JA}$  is the thermal impedance between the junction and the ambient temperature of the IC.

T<sub>.</sub>I is the junction temperature.

T<sub>A</sub> is the ambient temperature.

Reducing one or more of these factors results in a reduced die temperature. The 8-pin SOIC (small outline integrated circuit) has a thermal impedance from junction to ambient of 176°C/W. For this reason it is recommended that the maximum power dissipation of the 8-pin SOIC package be limited to 350 mW, with peak dissipation of 700 mW as long as the RMS value is less than 350 mW.

The use of the MSOP PowerPAD™ dramatically reduces the thermal impedance from junction to case. And with correct mounting, the reduced thermal impedance greatly increases the IC's permissible power dissipation and output current handling capability. For example, the power dissipation of the PowerPAD™ is increased to above 1 W. Sinusoidal and pulse-width modulated output signals also increase the output current capability. The equivalent dc current is proportional to the square-root of the duty cycle:

$$I_{DC(EQ)} = I_{Cont} \times \sqrt{\text{(duty cycle)}}$$

CURRENT DUTY CYCLE AT PEAK RATED CURRENT	EQUIVALENT DC CURRENT AS A PERCENTAGE OF PEAK
100	100
70	84
50	71

Note that with an operational amplifier, a duty cycle of 70% would often result in the op amp sourcing current 70% of the time and sinking current 30%, therefore, the equivalent dc current would still be 0.84 times the continuous current rating at a particular junction temperature.



### APPLICATION INFORMATION


### general PowerPAD design considerations

The TLV411x is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 30(a) and Figure 30(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 30(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

Soldering the PowerPAD to the PCB is always recommended, even with applications that have low-power dissipation. This provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 30. Views of Thermally-Enhanced DGN Package



### APPLICATION INFORMATION

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

### general PowerPAD design considerations (continued)

- 1. The thermal pad must be connected to the most negative supply voltage on the device, GND.
- 2. Prepare the PCB with a top side etch pattern as illustrated in the thermal land pattern mechanical drawings at the end of this document. There should be etch for the leads as well as etch for the thermal pad.
- 3. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 4. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLV411x IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 5. Connect all holes to the internal ground plane that is at the same voltage potential as the device GND pin.
- 6. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLV411x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 7. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 8. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 9. With these preparatory steps in place, the TLV411x IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given  $\theta_{1A}$ , the maximum power dissipation is shown in Figure 31 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

 $P_D$  = Maximum power dissipation of TLV411x IC (watts)

 $T_{MAX}$  = Absolute maximum junction temperature (150°C)

 $T_A$  = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = Thermal coefficient from junction to case


 $\theta_{CA}$  = Thermal coefficient from case to ambient air (°C/W)



### **APPLICATION INFORMATION**

### general PowerPAD design considerations (continued)

### MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 31. Maximum Power Dissipation vs Free-Air Temperature

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package.



### **APPLICATION INFORMATION**

### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$ , the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 3) and subcircuit in Figure 33 are generated using the TLV411x typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 3: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 32. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.





6-Apr-2024



www.ti.com

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV4110ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM -40 to 125		41101	Samples
TLV4110IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHM	Samples
TLV4110IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4110I	Samples
TLV4110IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV4110I	Samples
TLV4111CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4111C	Samples
TLV4111CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AHN	Samples
TLV4111ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	41111	Samples
TLV4111IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	АНО	Samples
TLV4111IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	АНО	Samples
TLV4111IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	41111	Samples
TLV4112CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	4112C	Samples
TLV4112CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AHP	Samples
TLV4112CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TLV4112C	Samples
TLV4112ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4112I	Samples
TLV4112IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AHQ	Samples
TLV4112IDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AHQ	Samples
TLV4112IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4112I	Samples
TLV4112IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV4112I	Samples
TLV4113ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	41131	Samples
TLV4113IDGQ	ACTIVE	HVSSOP	DGQ	10	80	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHS	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 6-Apr-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV4113IDGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHS	Samples
TLV4113IN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV4113I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **OTHER QUALIFIED VERSIONS OF TLV4113:**

### **PACKAGE OPTION ADDENDUM**

www.ti.com 6-Apr-2024

● Enhanced Product : TLV4113-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



www.ti.com 25-Sep-2024

### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV4110IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4110IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4111IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4111IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4112IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4112IDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4112IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4113IDGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com 25-Sep-2024



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV4110IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TLV4110IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV4111IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TLV4111IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV4112IDGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TLV4112IDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TLV4112IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV4113IDGQR	HVSSOP	DGQ	10	2500	358.0	335.0	35.0

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV4110ID	D	SOIC	8	75	507	8	3940	4.32
TLV4110IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV4111CD	D	SOIC	8	75	507	8	3940	4.32
TLV4111ID	D	SOIC	8	75	507	8	3940	4.32
TLV4112CD	D	SOIC	8	75	507	8	3940	4.32
TLV4112CD	D	SOIC	8	75	505.46	6.76	3810	4
TLV4112CDGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
TLV4112CP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV4112ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV4112ID	D	SOIC	8	75	507	8	3940	4.32
TLV4112IDGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
TLV4112IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV4113ID	D	SOIC	14	50	507	8	3940	4.32
TLV4113IN	N	PDIP	14	25	506	13.97	11230	4.32

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224775/A





PLASTIC SMALL OUTLINE




### PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.



PLASTIC SMALL OUTLINE




### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



### NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

# $\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



# $\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.







- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated