


Sample &

Buv





SNOS534J-FEBRUARY 2001-REVISED NOVEMBER 2016

LMV712-N, LMV712-N-Q1 Low Power, Low Noise, High Output, RRIO Dual Operational **Amplifier With Independent Shutdown**

Technical

Documents

Features 1

- Available In Automotive AEC-Q100 Grade 1 Version (LMV712-N Only)
- 5-MHz GBP
- Slew Rate: 5 V/µs
- Low Noise: 20 nV/√Hz
- Supply Current: 1.22 mA/Channel
- V_{OS}< 3 mV Maximum
- Ensured 2.7-V and 5-V Specifications
- Temperature Range: -40°C to 125°C
- Rail-to-Rail Inputs and Outputs
- Unity Gain Stable
- Small Package: 10-Pin DSBGA, 10-Pin WSON, and 10-Pin VSSOP
- 1.5-µA Shutdown I_{CC}
- 2.2-µs Turnon

Applications 2

- Power Amplifier Control Loops
- **Cellular Phones**
- Portable Equipment
- Wireless LAN
- Radio Systems
- **Cordless Phones**

3 Description

Tools &

Software

The LMV712-N devices are high-performance BiCMOS operational amplifiers intended for applications requiring rail-to-rail inputs combined with speed and low noise. They offer a bandwidth of 5 MHz and a slew rate of 5 V/µs, and can handle capacitive loads of up to 200 pF without oscillation.

Support &

Community

....

The LMV712-N is ensured to operate from 2.7 V to 5.5 V and offers two independent shutdown pins. This feature allows disabling of each device separately and reduces the supply current to less than 1 µÅ typical. The output voltage rapidly ramps up smoothly with no glitch as the amplifier comes out of the shutdown mode.


The LMV712-N with the shutdown feature is offered in space-saving 10-pin DSBGA and 10-pin WSON packages. It is also offered in 10-pin VSSOP package. These packages are designed to meet the demands of small size, low power, and low cost required by cellular phones and similar batteryoperated portable electronics.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMV712-N	DSBGA (10)	1.75 mm × 2.25 mm
	WSON (10)	3.00 mm × 3.00 mm
LMV712-N, LMV712-N-Q1	VSSOP (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Power Amplifier Control Loop





Page

Table of Contents

1
1
2
3
6
6
6
6
6
7
9
11
16
16
16
16

	7.4	Device Functional Modes	17
8	App	lication and Implementation	19
	8.1	Application Information	19
	8.2	Typical Applications	19
9	Pow	er Supply Recommendations	22
10	Lay	out	22
	10.1	Layout Guidelines	22
	10.2	Layout Example	22
11	Dev	ice and Documentation Support	23
	11.1	Related Links	23
	11.2	Receiving Notification of Documentation Updates	23
	11.3	Community Resources	23
	11.4	Trademarks	23
	11.5	Electrostatic Discharge Caution	23
	11.6	Glossary	23
12		hanical, Packaging, and Orderable mation	23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (January 2014) to Revision J


Cł	hanges from Revision H (February 2013) to Revision I	Page
•	Changed Thermal Resistance values in <i>Thermal Information</i> table From: 196 To: 84.1 (DSBGA), From: 53.4 To: 70 (WSON), and From: 235 To: 176.8 (VSSOP)	6
•	Deleted Soldering specification from Absolute Maximum Ratings table	<mark>6</mark>
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1

Changes from Revision H (February 2013) to Revision I

Changes from Revision G (February 2013) to Revision H			
•	Changed layout of National Semiconductor Data Sheet to TI format	1	



5 Pin Configuration and Functions




Pin Functions: DSBGA Package

PIN		TYPE ⁽¹⁾	DECODIDION	
NO.	NAME	ITPE''	DESCRIPTION	
A1	OUTA	0	Channel A output	
A2	V+	Р	Positive supply input	
A3	OUTB	0	Channel B output	
B1	–INA	I	Channel A inverting input	
B3	–INB	I	Channel B inverting input	
C1	+INA	I	Channel A noninverting input	
C3	+INB	I	Channel A noninverting input	
D1	SDA	I	Channel A shutdown	
D2	V–	Р	Negative supply input	
D3	SDB	I	Channel B shutdown	

(1) I = Input, O = Output, P = Power





Pin Functions: WSON Package

	PIN		DESCRIPTION	
NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION	
1	OUT A	0	Channel A output	
2	–IN A	Ι	Channel A inverting input	
3	+IN A	Ι	Channel A noninverting input	
4	V-	Р	Positive supply input	
5	SD A	Ι	Channel A shutdown	
6	SD B	Ι	Channel B shutdown	
7	+IN B	Ι	Channel B noninverting input	
8	–IN A	Ι	Channel B inverting input	
9	OUT B	0	Channel B output	
10	V+	Р	Positive supply input	
11	Thermal Pad	G	Connect thermal pad to V ⁻ or leave floating	

(1) G = Ground, I = Input, O = Output, P = Power



DGS Package 10-Pin VSSOP Top View OUT A 1 -IN A 2 +IN A 3 V 4 SD A 5 SD A 5 SD B

Pin Functions: VSSOP Package

	PIN		DECODIDITION	
NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION	
1	OUT A	0	Channel A output	
2	–IN A	I	Channel A inverting input	
3	+IN A	I	Channel A noninverting input	
4	V-	Р	Negative supply input	
5	SD A	I	Channel A shutdown	
6	SD B	I	Channel B shutdown	
7	+IN B	I	Channel B noninverting input	
8	–IN A	I	Channel B inverting input	
9	OUT B	0	Channel B output	
10	V+	Р	Positive supply input	

(1) I = Input, O = Output, P = Power

LMV712-N, LMV712-N-Q1

SNOS534J-FEBRUARY 2001-REVISED NOVEMBER 2016

TEXAS INSTRUMENTS

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
	Differential input voltage	±Supply	voltage	
	Voltage at input or output pin	(V ⁺) + 0.4	(V [−]) – 0.4	V
	Supply voltage $(V^+ - V^-)$		6	V
V+, V-	Output short circuit		See ⁽³⁾	
	Current at input pin		±10	mA
	Current at output pin		±50	mA
T _{JMAX}	Junction temperature ⁽⁴⁾		150	°C
T _{stg}	Storage temperature	-65	150	°C

 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) If Military/Åerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for availability and specifications.

(3) Shorting circuit output to either V^+ or V^- adversely affects reliability.

(4) The maximum power dissipation is a function of $T_{J(MAX)}$ and $R_{\theta JA}$. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

6.2 ESD Ratings

				VALUE	UNIT
V	-	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	M
V(E	SD) E		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±150	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage		2.7	5.5	V
	LMV712	-40	85	°C
Operating temperature	LMV712-Q1	-40	125	°C

6.4 Thermal Information

		LM	LMV712-N, LMV712-N-Q1			
	THERMAL METRIC ⁽¹⁾	YPA (DSBGA)	NGY (WSON)	DGS (VSSOP)	UNIT	
		10 PINS	10 PINS	10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.1	70	176.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.6	74.7	67.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	21.4	43.7	97.2	°C/W	
ΨJT	Junction-to-top characterization parameter	2.2	2	9.4	°C/W	
ΨJB	Junction-to-board characterization parameter	21.3	43.7	95.8	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	11.8	_	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics – 2.7 V

All limits ensured for V⁺ = 2.7 V, V⁻ = 0 V, V_{CM} = 1.35 V, T_A = 25°C, and R_L > 1 m Ω (unless otherwise noted)

PARAMETER		TE	EST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT		
	hannel affective literat		$T_A = 25^{\circ}C$		0.4	3			
Input offset voltage (WSON and VSSOP)		V_{CM} = 0.85 V and V_{CM} = 1.85 V	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)			3.2			
VOS	Innut offect veltage		$T_A = 25^{\circ}C$		3	7	mV		
	Input offset voltage (DSBGA only)	V_{CM} = 0.85 V and V_{CM} = 1.85 V	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)			9			
			$T_A = 25^{\circ}C$		5.5	115			
B Input bias current	LMV712	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$			130	۳Å			
	LMV712-Q1	$T_A = 25^{\circ}C$		5.5		рA			
			$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$			3740			
	Common mode rejection		$T_A = 25^{\circ}C$	50	75				
CMRR	Common mode rejection ratio	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 2.7 \text{ V}$	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	45			dB		
		2.7 V ≤ V ⁺ ≤ 5 V,	$T_A = 25^{\circ}C$	70	90				
	Devenue a construction of the	$V_{CM} = 0.85 V$	-40° C ≤ T _J ≤ 85°C (LMV712) or -40° C ≤ T _J ≤ 125°C (LMV712-Q1)	68					
PSRR	Power supply rejection ratio	071/01/	$T_A = 25^{\circ}C$	70	90		dB		
			$2.7 V \le V^+ \le 5 V$, $V_{CM} = 1.85 V$	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	68				
	Common mode veltage		V-	-0.2	-0.3		V		
CMVR	Common mode voltage	For CMRR ≥ 50 dB	V+		3	2.9	v		
		Sourcing	$T_A = 25^{\circ}C$	15	25				
	Output short circuit current	$V_0 = 0 V$	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	12			^		
SC		Cialvia a	$T_A = 25^{\circ}C$	25	50		mA		
		Sinking V _O = 2.7 V	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	22					
		P 10 k0 to	$T_A = 25^{\circ}C$	2.62	2.68				
		R _L = 10 kΩ to 1.35 V	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	2.6					
		$T_A = 25^{\circ}C$			0.01	0.12			
		−40°C ≤ T _J ≤ 85°C (−40°C ≤ T _J ≤ 125°C	(LMV712) or (LMV712-Q1)			0.15	V		
Vo	Output swing	B 600 0 to	$T_A = 25^{\circ}C$	2.52	2.55		v		
		R _L = 600 Ω to 1.35 V	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$ (LMV712) or $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ (LMV712-Q1)	2.5					
		T _A = 25°C			0.05	0.23			
		-40°C ≤ T _J ≤ 85°C (-40°C ≤ T _J ≤ 125°C				0.3			
V _O (SD)	Output voltage in shutdown				10	200	mV		
			$T_A = 25^{\circ}C$		1.22	1.7			
		On mode	$-40^{\circ}C \le T_{J} \le 85^{\circ}C \text{ (LMV712) or} -40^{\circ}C \le T_{J} \le 125^{\circ}C \text{ (LMV712-Q1)}$			1.9	mA		
S	Supply current per channel		$T_A = 25^{\circ}C$		0.12	1.5			
		Shutdown mode	$-40^{\circ}C \le T_{J} \le 85^{\circ}C \text{ (LMV712) or} -40^{\circ}C \le T_{J} \le 125^{\circ}C \text{ (LMV712-Q1)}$			2	μA		

 All limits are ensured by testing or statistical analysis.
Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.



Electrical Characteristics – 2.7 V (continued)

All limits ensured for V⁺ = 2.7 V, V⁻ = 0 V, V_{CM} = 1.35 V, T_A = 25°C, and R_L > 1 m Ω (unless otherwise noted)

PARAMETER		т	EST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
		LMV712 Sourcing	T _A = 25°C	80	115		
		$R_L = 10 \text{ k}\Omega$ V _O = 1.35 V to 2.3 V	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$	76			
		LMV712-Q1	$T_A = 25^{\circ}C$		115		
		LIVIV712-Q1	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	69			
		LMV712 Sinking	T _A = 25°C	80	113		
		$R_L = 10 \text{ k}\Omega$ V _O = 0.4 V to 1.35 V	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$	76			
		1.0.0/74.0.04	T _A = 25°C		113		
٨		LMV712-Q1	−40°C ≤ T _J ≤ 125°C	69			
A _{VOL}	Large signal voltage gain	LMV712 Sourcing	T _A = 25°C	80	97		dB
		$R_L = 600 \Omega$ V _O = 1.35 V to 2.2 V	-40° C ≤ T _J ≤ 85°C	76			
		LMV712-Q1	$T_A = 25^{\circ}C$		97		
			-40°C ≤ T _J ≤ 125°C	64			
		LMV712 Sinking $R_L = 600 \Omega$ $V_O = 0.5 V$ to 1.35 V	T _A = 25°C	80	100		
			−40°C ≤ T _J ≤ 85°C	76			
			T _A = 25°C		100		
		LMV712-Q1	−40°C ≤ T _J ≤ 125°C	62			
v	Shutdown nin voltago	On mode		2.4	2.0		V
V _{SD}	Shutdown pin voltage	Shutdown mode			1	0.8	v
GBWP	Gain-bandwidth product				5		MHz
SR	Slew rate ⁽³⁾				5		V/µs
φ _m	Phase margin				60		0
e _n	Input referred voltage noise	f = 1 kHz			20		nV/√Hz
		T _A = 25°C		2.2	4		
Tau	Turnon time from shutdown	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$ $-40^{\circ}C \le T_{J} \le 125^{\circ}C$			4.6	115	
T _{ON}	DSBGA turnon time from	$T_A = 25^{\circ}C$		6			μs
	shutdown	-40°C ≤ T _J ≤ 85°C -40°C ≤ T _J ≤ 125°C	8				

(3) Number specified is the slower of the positive and negative slew rates.



6.6 Electrical Characteristics – 5 V

All limits ensured for V⁺ = 5 V, V ⁻ = 0 V, V_{CM} = 2.5 V, T_A = 25°C, and R_L > 1 m Ω (unless otherwise noted)

PARAMETER		TE	ST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT		
	hannel affect welling	$T_A = 25^{\circ}C$							
V _{OS}		$V_{CM} = 0.85 \text{ V} \text{ and}$ $V_{CM} = 1.85 \text{ V}$	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$ (LMV712) or $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ (LMV712-Q1)			3.2			
)/ 0.05.)/ and	$T_A = 25^{\circ}C$		3	7	mV		
	Input offset voltage (DSBGA only)	$V_{CM} = 0.85$ V and $V_{CM} = 1.85$ V	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$ (LMV712) or $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ (LMV712-Q1)			9			
		1 1 1 / 74 0	$T_A = 25^{\circ}C$		5.5	115			
I _B Input bias current		LMV712	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$			130	pА		
		LMV712-Q1	-40°C ≤ T _J ≤ 125°C			3600			
	Common mode rejection		$T_A = 25^{\circ}C$	50	80				
CMRR	Common mode rejection ratio	$0 V \le V_{CM} \le 5 V$	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	45			dB		
		2.7 V \leq V ⁺ \leq 5 V,	$T_A = 25^{\circ}C$	70	90				
PSRR	Power supply rejection	$V_{CM} = 0.85 V$	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$ (LMV712) or $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ (LMV712-Q1)	68			dD		
PSKK	ratio	$0.7 \times c \times t < c \times t$	$T_A = 25^{\circ}C$	70	90		dB		
					$2.7 V \le V^+ \le 5 V$, $V_{CM} = 1.85 V$	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$ (LMV712) or $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ (LMV712-Q1)	68		
		V-	-0.2	-0.3					
CMVR	Common mode voltage	For CMRR ≥ 50 dB	V+		5.3	5.2	V		
		Coursing	$T_A = 25^{\circ}C$	20	35				
	Output short circuit current	Sourcing $V_0 = 0 V$	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$ (LMV712) or $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ (LMV712-Q1)	18			~ ^		
I _{SC}		Sinking	$T_A = 25^{\circ}C$	50		mA			
		$V_0 = 5 V$	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	21					
			$T_A = 25^{\circ}C$	4.92	4.98				
		R_L = 10 k Ω to 2.5 V	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	4.9					
		$T_A = 25^{\circ}C$			0.01	0.12			
M	Output outing	−40°C ≤ T _J ≤ 85°C (l −40°C ≤ T _J ≤ 125°C				0.15	V		
Vo	Output swing		$T_A = 25^{\circ}C$	4.82	4.85		v		
		R_L = 600 Ω to 2.5 V	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)	4.8					
		T _A = 25°C			0.05	0.23			
		−40°C ≤ T _J ≤ 85°C (l −40°C ≤ T _J ≤ 125°C			0.3				
V _O (SD)	Output voltage in shutdown				10	200	mV		
			$T_A = 25^{\circ}C$		1.17	1.7			
		On mode	-40° C ≤ T _J ≤ 85°C (LMV712) or -40°C ≤ T _J ≤ 125°C (LMV712-Q1)			1.9	mA		
IS	Supply current per channel		$T_A = 25^{\circ}C$		0.12	1.5			
		Shutdown mode	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$ (LMV712) or $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ (LMV712-Q1)			2	μA		

 All limits are ensured by testing or statistical analysis.
Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.



Electrical Characteristics – 5 V (continued)


All limits ensured for V⁺ = 5 V, V⁻ = 0 V, V_{CM} = 2.5 V, T_A = 25°C, and R_L > 1 m Ω (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
		LMV712 Sourcing	T _A = 25°C	80	130		
		$R_L = 10 \text{ k}\Omega$ V _O = 2.5 V to 4.6 V	$-40^{\circ}C \le T_{J} \le 85^{\circ}C$	76			
		LMV712-Q1	$T_A = 25^{\circ}C$		130		
			$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	69			
		LMV712 Sinking	$T_A = 25^{\circ}C$	80	130		
		$R_L = 10 \text{ k}\Omega$ V _O = 0.4 V to 2.5 V	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$	76			
			$T_A = 25^{\circ}C$		130		
A _{VOL}	Lorgo cignol voltogo goin	LMV712-Q1	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	69			dB
	Large signal voltage gain	LMV712 Sourcing	$T_A = 25^{\circ}C$	80	110		ив
		$R_L = 600 \Omega$ V _O = 2.5 V to 4.6 V	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$	76			
		LMV712-Q1	T _A = 25°C		110		
			-40° C ≤ T _J ≤ 125°C	69			
		LMV712 Sinking $R_L = 600 \Omega$ $V_O = 0.4 V to 2.5 V$ LMV712-Q1	$T_A = 25^{\circ}C$	80	107		
			-40°C ≤ T _J ≤ 85°C	76			
			T _A = 25°C		107		
		LIVIV712-Q1	-40° C ≤ T _J ≤ 125°C	69			
V	Shutdown pin voltage	On mode	4.5	3.5		v	
V _{SD}	Shuldown pin vollage	Shutdown mode			1.5	0.8	v
GBWP	Gain-bandwidth product				5		MHz
SR	Slew rate ⁽³⁾				5		V/µs
φm	Phase margin				60		٥
e _n	Input referred voltage noise	f = 1 kHz			20		nV/√Hz
		T _A = 25°C		1.6	4		
	Turnon time for shutdown	-40°C ≤ T _J ≤ 85°C (I -40°C ≤ T _J ≤ 125°C				4.6	
T _{ON}		$T_A = 25^{\circ}C$	6			μs	
	DSBGA turnon time for shutdown	-40°C ≤ T _J ≤ 85°C (I -40°C ≤ T _J ≤ 125°C	8				

(3) Number specified is the slower of the positive and negative slew rates.



6.7 Typical Characteristics




LMV712-N, LMV712-N-Q1

SNOS534J-FEBRUARY 2001-REVISED NOVEMBER 2016




www.ti.com

Typical Characteristics (continued)





Typical Characteristics (continued)



LMV712-N, LMV712-N-Q1


SNOS534J-FEBRUARY 2001-REVISED NOVEMBER 2016

Texas Instruments

www.ti.com


Typical Characteristics (continued)

 $T_A = 25^{\circ}C$, $V_S = 5$ V, and single supply (unless otherwise noted)





Typical Characteristics (continued)




LMV712-N, LMV712-N-Q1 SNOS534J-FEBRUARY 2001-REVISED NOVEMBER 2016

7 Detailed Description

7.1 Overview

The LMV712-N features low voltage, low power, and rail-to-rail output operational amplifiers designed for low-voltage portable applications.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

Rail-to-rail input is achieved by using in parallel, one NMOS differential pair (MN1 and MN2) and one PMOS differential pair (MP1 and MP2). When the common mode input voltage (V_{CM}) is near V⁺, the NMOS pair is on and the PMOS pair is off. When V_{CM} is near V⁻, the NMOS pair is off and the PMOS pair is on. When V_{CM} is between V⁺ and V⁻, internal logic decides how much current each differential pair receives. This special logic ensures stable and low distortion amplifier operation within the entire common mode voltage range.

Because both input stages have their own offset voltage (V_{OS}) characteristic, the offset voltage of the LMV712-N becomes a function of V_{CM} . V_{OS} has a crossover point at 1.4 V above V⁻ (see Figure 3). Caution must be taken in situations where input signal amplitude is comparable to V_{OS} value or the design requires high accuracy. In these situations, it is necessary for the input signal to avoid the crossover point.

The current coming out of the input differential pairs gets mirrored through two folded cascode stages (Q1, Q2, Q3, Q4) into the class AB control block. This circuitry generates voltage gain, defines the dominant pole of the op amp and limits the maximum current flowing at the output stage. MN3 introduces a voltage level shift and acts as a high impedance to low impedance buffer.



Feature Description (continued)

The output stage is composed of a PMOS and a NPN transistor in a common source or emitter configuration, delivering a rail-to-rail output excursion.

The MN4 transistor ensures that the LMV712-N output remains near V⁻ when the amplifier is in shutdown mode.

7.4 Device Functional Modes

7.4.1 Shutdown Pin

The LMV712-N offers independent shutdown pins for the dual amplifiers. When the shutdown pin is tied low, the respective amplifier shuts down and the supply current is reduced to less than 1 μ A. In shutdown mode, the output level of the amplifier stays at V⁻. In a 2.7-V operation, when a voltage from 1.5 V to 2.7 V is applied to the shutdown pin, the amplifier is enabled. As the amplifier is coming out of the shutdown mode, the output waveform ramps up without any glitch.




Figure 31. Output Recovery from Shutdown

A glitch-free output waveform is highly desirable in many applications, one of which is power amplifier control loops. In this application, the LMV712-N is used to drive the power amplifier's power control. If the LMV712-N did not have a smooth output ramp during turn on, it would directly cause the power amplifier to produce a glitch at its output. This adversely affects the performance of the system.

To enable the amplifier, the shutdown pin must be pulled high. It must not be left floating in the event that any leakage current may inadvertently turn off the amplifier.

7.4.2 Capacitive Load Tolerance

The LMV712-N can directly drive 200 pF in unity-gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. To drive a heavier capacitive load, TI recommends the circuit in Figure 32.

Device Functional Modes (continued)




Figure 32. Driving Heavy Capacitive Loads

In Figure 32, the isolation resistor R_{ISO} and the load capacitor C_L form a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of R_{ISO} . The bigger the R_{ISO} resistor value, the more stable V_{OUT} is. But the DC accuracy is degraded when the R_{ISO} gets bigger. If there were a load resistor in the application, the output voltage would be divided by R_{ISO} and the load resistor.

Figure 33 is an improvement to the one in Figure 32 because it provides DC accuracy as well as AC stability. In Figure 33, R_F provides the DC accuracy by using feed-forward techniques to connect V_{IN} to R_L . C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the inverting input of the amplifier, thereby preserving phase margin in the overall feedback loop. Increased capacitive drive is possible by increasing the value of C_F . This in turn slows down the pulse response.




Figure 33. Enhanced DC Accuracy

7.4.3 Latchup

CMOS devices tend to be susceptible to latchup due to their internal parasitic SCR (silicon controlled rectifier) effects. The input and output pins look similar to the gate of the SCR. There is a minimum current required to trigger the SCR gate lead. The LMV712-N is designed to withstand 150-mA surge current on all the pins. Some resistive method must be used to isolate any capacitance from supplying excess current to the pins. In addition, like an SCR, there is a minimum holding current for any latchup mode. Limiting current to the supply pins also inhibits latchup susceptibility.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LMV712-N devices are dual op amps derived from the LMV711 single op amp. Figure 34 contains a simplified schematic of one channel of the LMV712-N.

8.2 Typical Applications

8.2.1 High-Side Current-Sensing




Figure 34. High-Side, Current-Sensing Schematic

8.2.1.1 Design Requirements

The high-side, current-sensing circuit (Figure 34) is commonly used in a battery charger to monitor charging current to prevent over charging. A sense resistor R_{SENSE} is connected to the battery directly. This system requires an op amp with rail-to-rail input. The LMV712-N is ideal for this application because its common-mode input range goes up to the rail.

8.2.1.2 Detailed Design Procedure

As seen in (Figure 34), the I_{CHARGE} current flowing through sense resistor R_{SENSE} develops a voltage drop equal to V_{SENSE} . The voltage at the negative sense point is now less than the positive sense point by an amount proportional to the V_{SENSE} voltage.

The low-bias currents of the LMV712-N causes little voltage drop through R_2 , so the negative input of the LMV712-N amplifier is at essentially the same potential as the negative sense input.

The LMV712-N detects this voltage error between its inputs and servo the transistor base to conduct more current through Q1, increasing the voltage drop across R_1 until the LMV712-N inverting input matches the noninverting input. At this point, the voltage drop across R_1 now matches V_{SENSE} .

Product Folder Links: LMV712-N LMV712-N-Q1

Copyright © 2001–2016, Texas Instruments Incorporated

SNOS534J-FEBRUARY 2001-REVISED NOVEMBER 2016

Typical Applications (continued)

 $I_{G},$ a current proportional to $I_{CHARGE},$ flows according to Equation 1.

 $I_G = V_{RSENSE} / R_1 = (R_{SENSE} \times I_{CHARGE}) / R_1$

$$I_{G}$$
 also flows through the gain resistor R_{3} developing a voltage drop equal to Equation 2.

$$V_3 = I_G \times R_3 = (V_{RSENSE} / R_1) \times R_3 = ((R_{SENSE} \times I_{CHARGE}) / R_2) \times R_3$$

 $V_{OUT} = (R_{SENSE} \times I_{CHARGE}) \times G$

where

•
$$G = R_3 / R_1$$

The other channel of the LMV712-N may be used to buffer the voltage across R3 to drive the following stages.

8.2.1.3 Application Curve




Figure 35. High-Side Current-Sensing Results

8.2.2 Peak Detector




Figure 36. Peak Detector Schematic

8.2.2.1 Design Requirements

A peak detector outputs a DC voltage equal to the peak value of the applied AC signal. Peak detectors are used in many applications, such as test equipment, measurement instrumentation, ultrasonic alarm systems, and so forth. Figure 36 shows the schematic diagram of a peak detector using LMV712-N. This peak detector basically consists of a clipper, a parallel RC network, and a voltage follower.

(3)

(1)

(2)





Typical Applications (continued)

8.2.2.2 Detailed Design Procedure


An AC voltage source applied to V_{IN} charges capacitor C1 to the peak of the input. Diode D1 conducts positive *half cycles*, charging C1 to the waveform peak. Including D1 inside the feedback loop of the amplifier removes the voltage drop of D1 and allows an accurate peak detection of V_{IN} on C1. When the input waveform falls below the DC *peak* stored on C1, D1 is reverse biased. The low input bias current of A1 and the reverse biasing of D1 limits current leakage from C1. As a result, C1 retains the peak value even as the waveform drops to zero. A2 further isolates the peak value on C1 while completing the peak detector circuit by operating as a voltage follower and reporting the peak voltage of C1 at its output.

R5 and C1 are properly selected so that the capacitor is charged rapidly to V_{IN} . During the holding period, the capacitor slowly discharge through C1, through leakage of the capacitor and the reverse-biased diode, or op amp bias currents. In any cases the discharging time constant is much larger than the charge time constant. And the capacitor can hold its voltage long enough to minimize the output ripple.

Resistors R2 and R3 limit the current into the inverting input of A1 and the noninverting input of A2 when power is disconnected from the circuit. The discharging current from C1 during power off may damage the input circuitry of the op amps.

The peak detector is reset by applying a positive pulse to the reset transistor. The charge on the capacitor is dumped into ground, and the detector is ready for another cycle.

The maximum input voltage to this detector must be less than $(V^+ - V_D)$, where V_D is the forward voltage drop of the diode. Otherwise, the input voltage must be scaled down before applying to the circuit.



8.2.3 GSM Power Amplifier Control Loop

Figure 37. GSM Power Amplifier Control Loop Schematic

8.2.3.1 Design Requirements

The control loop in Figure 37 controls the output power level of a GSM mobile phones. The control loop is used to avoid intermodulation of base station receivers, to prevent intermodulation with other mobile phones, and to minimize power consumption depending on the distance between mobile and base station.



Typical Applications (continued)

8.2.3.2 Detailed Design Procedure

There are four critical sections in the GSM Power Amplifier Control Loop. The class-C R_F power amplifier provides amplification of the R_F signal. A directional coupler couples small amount of R_F energy from the output of the R_F P. A. to an envelope detector diode. The detector diode senses the signal level and rectifies it to a DC level to indicate the signal strength at the antenna. An op amp is used as an error amplifier to process the diode voltage and ramping voltage. This loop control the power amplifier gain through the op amp and forces the detector diode voltage and ramping voltage to be equal. Power control is accomplished by changing the ramping voltage.

The LMV712-N is well suited as an error amplifier in this application. The LMV712-N has an extra shutdown pin to switch the op amp to shutdown mode. In shutdown mode, the LMV712-N consumes very low current. Therefore, the power amplifier can be turned off to save battery life. The LMV712-N output is tri-stated when in shutdown.

9 Power Supply Recommendations

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI recommends that 10-nF capacitors be placed as close as possible to the power supply pins of the operational amplifier. For single supply, place a capacitor between V⁺ and V⁻ supply leads. For dual supplies, place one capacitor between V⁺ and ground, and one capacitor between V⁻ and ground.

10 Layout


10.1 Layout Guidelines

To properly bypass the power supply, several locations on a printed circuit board must be considered. A 6.8 μ F or greater tantalum capacitor must be placed at the point where the power supply for the amplifier is introduced onto the board. Another 0.1- μ F ceramic capacitor must be placed as close as possible to the power supply pin of the amplifier. If the amplifier is operated in a single power supply, only the V⁺ pin requires bypassing with a 0.1- μ F capacitor. If the amplifier is operated in a dual power supply, both V⁺ and V⁻ pins must be bypassed.

It is good practice to use a ground plane on a printed circuit board to provide all components with a low inductive ground connection.

Surface mount components in 0805 size or smaller are recommended in the LMV712-N application circuits. Designers can take advantage of the DSBGA, WSON, and VSSOP miniature sizes to condense board layout to save space and reduce stray capacitance.

10.2 Layout Example







11 Device and Documentation Support

11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMV712-N	Click here	Click here	Click here	Click here	Click here
LMV712-N-Q1	Click here	Click here	Click here	Click here	Click here

Table 1. Related Links

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		Draming			(2)	(6)	(3)		(4/3)	
LMV712LD/NOPB	ACTIVE	WSON	NGY	10	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	A62	Samples
LMV712LDX/NOPB	ACTIVE	WSON	NGY	10	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	A62	Samples
LMV712MM/NOPB	ACTIVE	VSSOP	DGS	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A61	Samples
LMV712MMX/NOPB	ACTIVE	VSSOP	DGS	10	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A61	Samples
LMV712Q1MM/NOPB	ACTIVE	VSSOP	DGS	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AUA	Samples
LMV712Q1MMX/NOPB	ACTIVE	VSSOP	DGS	10	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AUA	Samples
LMV712TL/NOPB	ACTIVE	DSBGA	YPA	10	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AU2A	Samples
LMV712TLX/NOPB	ACTIVE	DSBGA	YPA	10	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AU2A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMV712-N, LMV712-N-Q1 :

- Catalog : LMV712-N
- Automotive : LMV712-N-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV712LD/NOPB	WSON	NGY	10	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMV712LDX/NOPB	WSON	NGY	10	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMV712MM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV712MMX/NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV712Q1MM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV712Q1MMX/NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV712TL/NOPB	DSBGA	YPA	10	250	178.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1
LMV712TLX/NOPB	DSBGA	YPA	10	3000	178.0	8.4	1.68	2.13	0.76	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

26-Oct-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV712LD/NOPB	WSON	NGY	10	1000	208.0	191.0	35.0
LMV712LDX/NOPB	WSON	NGY	10	4500	356.0	356.0	36.0
LMV712MM/NOPB	VSSOP	DGS	10	1000	208.0	191.0	35.0
LMV712MMX/NOPB	VSSOP	DGS	10	3500	367.0	367.0	35.0
LMV712Q1MM/NOPB	VSSOP	DGS	10	1000	208.0	191.0	35.0
LMV712Q1MMX/NOPB	VSSOP	DGS	10	3500	367.0	367.0	35.0
LMV712TL/NOPB	DSBGA	YPA	10	250	208.0	191.0	35.0
LMV712TLX/NOPB	DSBGA	YPA	10	3000	208.0	191.0	35.0

DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


MECHANICAL DATA

NGY0010A





YPA0010



B. This drawing is subject to change without notice.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated