

FEATURES

- Dual-Supply Operation . . . ±5 V to ±18 V
- Low Noise Voltage . . . 4.5 nV/√Hz
- Low Input Offset Voltage . . . 0.15 mV
- Low Total Harmonic Distortion . . . 0.002%
- High Slew Rate ... 7 V/µs
- High-Gain Bandwidth Product . . . 16 MHz
- High Open-Loop AC Gain . . . 800 at 20 kHz
- Large Output-Voltage Swing . . . 14.1 V to -14.6 V
- Excellent Gain and Phase Margins

DESCRIPTION/ORDERING INFORMATION

The MC33078 is a bipolar dual operational amplifier with high-performance specifications for use in quality audio and data-signal applications. This device operates over a wide range of single- and dual-supply voltages and offers low noise, high-gain bandwidth, and high slew rate. Additional features include low total harmonic distortion, excellent phase and gain margins, large output voltage swing with no deadband crossover distortion, and symmetrical sink/source performance.


ORDERING INFORMATION

T _A	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾		
	PDIP – P	Tube of 50	MC33078P	MC33078P		
-	SOIC – D	Tube of 75	MC33078D	1422070		
–40°C to 85°C		Reel of 2500	MC33078DR	– M33078		
		Reel of 2500	MC33078DGKR	MN		
	VSSOP/MSOP – DGK	Reel of 250	MC33078DGKT	MY_		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


(2) DGK: The actual top-side marking has one additional character that designates the assembly/test site.

SYMBOL (EACH AMPLIFIER)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



MC33078 DUAL HIGH-SPEED LOW-NOISE OPERATIONAL AMPLIFIER

SLLS633C-OCTOBER 2004-REVISED NOVEMBER 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN N	IAX	UNIT
V _{CC+}	Supply voltage ⁽²⁾			18	V
V _{CC-}	Supply voltage ⁽²⁾			-18	V
$V_{CC+} - V_{CC-}$	Supply voltage			36	V
	Input voltage, either input ⁽²⁾⁽³⁾		V _{CC+} or V	′cc–	V
	Input current ⁽⁴⁾			±10	mA
	Duration of output short circuit ⁽⁵⁾		Unlim	ited	
		D package		97	
θ_{JA}	Package thermal impedance, junction to free $air^{(6)(7)}$	DGK package		172	°C/W
		P package		85	
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} . The magnitude of the input voltage must never exceed the magnitude of the supply voltage. (2)

(3)

Excessive input current will flow if a differential input voltage in excess of approximately 0.6 V is applied between the inputs, unless (4) some limiting resistance is used.

The output may be shorted to ground or either power supply. Temperature and/or supply voltages must be limited to ensure the (5) maximum dissipation rating is not exceeded.

Maximum power dissipation is a function of $T_{I}(max)$, θ_{IA} , and T_{A} . The maximum allowable power dissipation at any allowable ambient (6) temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating a the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.

(7)

Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC} -	Supply voltage	-5	-18	V
V _{CC+}	Supply voltage	5	18	v
T _A	Operating free-air temperature range	-40	85	°C

Electrical Characteristics

 V_{CC-} = –15 V, V_{CC+} = 15 V, T_A = 25°C (unless otherwise noted)


	PARAMETER		TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_{0} = 0, R_{S} =$	$= 10 \ \Omega, \ V_{CM} = 0$	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$		0.15	2	mV
αV_{IO}	Input offset voltage temperature coefficient	$V_{O} = 0, R_{S} = 10 \Omega, V_{CM} = 0$		$T_A = -40^{\circ}C$ to $85^{\circ}C$		2		μV/°C
I _{IB}	Input bias current	$V_{O} = 0, V_{CM} = 0$		$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$		300	750 800	nA
I _{IO}	Input offset current	$V_{O} = 0, V_{CM} = 0$		$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$		25	150 175	nA
V _{ICR}	Common-mode input voltage range	$\Delta V_{IO} = 5 \text{ mV}, V_O = 0$			±13	±14		V
A _{VD}	Large-signal differential voltage amplification	$R_L \ge 2 k\Omega, V_O$	= ±10 V	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$	90 85	110		dB
			R _L = 600 Ω	V _{OM+} V _{OM-}		10.7 -11.9		
V _{OM}	Maximum output voltage swing	$V_{ID} = \pm 1 V$	$R_{L} = 2k \ \Omega$	V _{OM+} V _{OM-}	13.2 -13.2	13.8 -13.7		V
		$R_L = 10k \Omega$		V _{OM+} V _{OM-}	13.5 -14	14.1 –14.6		
CMMR	Common-mode rejection ratio	V _{IN} = ±13 V		0	80	100		dB
k _{SVR} ⁽¹⁾	Supply-voltage rejection ratio		15 V, $V_{CC-} = -5$ V	/ to –15 V	80	105		dB
I _{OS}	Output short-circuit current	V _{ID} = 1 V, Ou		Source current Sink current	15 20	29 -37		mA
I _{CC}	Supply current (per channel)	V _O = 0		$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C$		2.05	2.5 2.75	mA

(1) Measured with $V_{CC\pm}$ differentially varied at the same time


Operating Characteristics

 V_{CC-} = –15 V, V_{CC+} = 15 V, T_A = 25°C (unless otherwise noted)


	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT	
SR	Slew rate at unity gain	$A_{VD} = 1, V_{IN} = -10 V t$	A_{VD} = 1, V_{IN} = -10 V to 10 V, R_L = 2 k Ω , C_L = 100 pF				V/µs	
GBW	Gain bandwidth product	f = 100 kHz		10	16		MHz	
B ₁	Unity gain frequency	Open loop			9		MHz	
<u>^</u>	G _m Gain margin		C _L = 0 pF		-11			
Gm		$R_L = 2 k\Omega$	C _L = 100 pF		-6		dB	
æ	Φ_{m} Phase margin	D 010	C _L = 0 pF		55		dog	
Ψ_{m}		$R_L = 2 k\Omega$		40		deg		
	Amp-to-amp isolation	f = 20 Hz to 20 kHz	f = 20 Hz to 20 kHz				dB	
	Power bandwidth	V _O = 27 V _(PP) , R _L = 2	kΩ, THD ≤ 1%		120		kHz	
THD	Total harmonic distortion	$V_{O} = 3 V_{rms}, A_{VD} = 1,$	$R_L = 2 k\Omega$, f = 20 Hz to 20 kHz		0.002		%	
Z _o	Open-loop output impedance	V _O = 0, f = 9 MHz			37		Ω	
r _{id}	Differential input resistance	$V_{CM} = 0$			175		kΩ	
C _{id}	Differential input capacitance	$V_{CM} = 0$		12		pF		
V _n	Equivalent input noise voltage	f = 1 kHz, R _S = 100 Ω	f = 1 kHz, R _S = 100 Ω				nV/√ Hz	
I _n	Equivalent input noise current	f = 1 kHz					pA/√ Hz	




NOTE: All capacitors are non-polarized.




TYPICAL CHARACTERISTICS












INPUT COMMON-MODE VOLTAGE


OUTPUT SATURATION VOLTAGE PROXIMITY TO V_{CC+} vs LOAD RESISTANCE




OUTPUT SATURATION VOLTAGE PROXIMITY TO V_{CC-} vs LOAD RESISTANCE









SUPPLY CURRENT













TYPICAL CHARACTERISTICS (continued)

GAIN BANDWIDTH PRODUCT




TYPICAL CHARACTERISTICS (continued)







GAIN BANDWIDTH PRODUCT


vs TEMPERATURE
















10k

1

0.1

0.01

0.001

0.0001

10

THD – Total Harmonic Distortion – %

V_{cc+} = 15 V

 $V_{cc-} = -15 V$

 $V_o = 1 V_{rms}$


R_L = 2 kΩ

T_A = 25°C

100

 $A_{v} = 1$

TOTAL HARMONIC DISTORTION VS OUTPUT VOLTAGE








1k

f - Frequency - Hz












GAIN AND PHASE MARGIN VS OUTPUT LOAD CAPACITANCE




INPUT VOLTAGE AND CURRENT NOISE vs FREQUENCY





OVERSHOOT vs OUTPUT LOAD CAPACITANCE
























SMALL SIGNAL TRANSIENT RESPONSE

LOW_FREQUENCY NOISE







APPLICATION INFORMATION

Output Characteristics

All operating characteristics are specified with 100-pF load capacitance. The MC33078 can drive higher capacitance loads. However, as the load capacitance increases, the resulting response pole occurs at lower frequencies, causing ringing, peaking, or oscillation. The value of the load capacitance at which oscillation occurs varies from lot to lot. If an application appears to be sensitive to oscillation due to load capacitance, adding a small resistance in series with the load should alleviate the problem (see Figure 2).

PULSE RESPONSE

 $(R_L = 2 k\Omega, C_L = 560 pF)$


PULSE RESPONSE ($R_L = 600 \Omega$, $C_L = 380 pF$)







0.25 V per Division



PULSE RESPONSE

 $(R_L = 10 \text{ k}\Omega, C_L = 590 \text{ pF})$








PULSE RESPONSE ($R_0 = 0 \ \Omega$, $C_0 = 1000 \ pF$, $R_L = 2 \ k\Omega$)

PULSE RESPONSE (R₀ = 4 Ω , C₀ = 1000 pF, R_L = 2 k Ω)

PULSE RESPONSE (R₀ = 35 Ω , C₀ = 1000 pF, R_L = 2 k Ω)












Figure 2. Output Characteristics



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
MC33078D	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	M33078	
MC33078DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MYU	Samples
MC33078DGKT	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	-40 to 85	MYU	
MC33078DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078DR-NG	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	M33078	Samples
MC33078P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	MC33078P	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MC33078 :

Enhanced Product : MC33078-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



Texas

*All dimensions are nominal


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MC33078DGKR	VSSOP	DGK	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
MC33078DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
MC33078DR-NG	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
MC33078DR-NG	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

17-Oct-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MC33078DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
MC33078DR	SOIC	D	8	2500	340.5	338.1	20.6
MC33078DR-NG	SOIC	D	8	2500	353.0	353.0	32.0
MC33078DR-NG	SOIC	D	8	2500	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

17-Oct-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
MC33078P	Р	PDIP	8	50	506	13.97	11230	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated