Operational Amplifiers, Non-Compensated, Single

A general purpose operational amplifier that allows the user to choose the compensation capacitor best suited to his needs. With proper compensation, summing amplifier slew rates to $10 \text{ V/}\mu\text{s}$ can be obtained.

Features

- Low Input Offset Current: 20 nA Maximum Over Temperature Range
- External Frequency Compensation for Flexibility
- Class AB Output Provides Excellent Linearity
- Output Short Circuit Protection
- Guaranteed Drift Characteristics
- Pb-Free Packages are Available





Figure 1. Standard Compensation and Offset Balancing Circuit









ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 3. Representative Circuit Schematic

ORDERING INFORMATION

Device	Package	Shipping [†]	
LM301ADG	SOIC-8 (Pb-Free)	98 Units/Rail	
LM301ADR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel	
LM301AN	PDIP-8	50 Units/Rail	
LM301ANG	PDIP-8 (Pb-Free)	50 Units/Rail	
LM201ADG	SOIC–8 (Pb–Free)	98 Units/Rail	
LM201ADR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel	
LM201AN	PDIP-8	50 Units/Rail	
LM201ANG	PDIP-8 (Pb-Free)	50 Units/Rail	
LM201AVDR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS

		Value			
Rating	Symbol	LM201A	LM201AV	LM301A	Unit
Power Supply Voltage	V _{CC,} V _{EE}	±22	±22	±18	Vdc
Input Differential Voltage	V _{ID}	<	±30		V
Input Common Mode Range (Note 1)	V _{ICR}	<	±15		V
Output Short Circuit Duration	t _{SC}	<	Continuous	>	
Power Dissipation (Package Limitation)	PD				
Plastic Dual-In-Line Package		625	625	625	mW
Derate above $T_A = +25^{\circ}C$		5.0	5.0	5.0	mW/°C
Operating Ambient Temperature Range	T _A	-25 to +85	-40 to +105	0 to +70	°C
Storage Temperature Range	T _{stg}	<	— -65 to +150 -	>	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS (T_A = +25°C, unless otherwise noted.) Unless otherwise specified, these specifications apply for supply voltages from ± 5.0 V to ± 20 V for the LM201A and LM201AV, and from ± 5.0 V to ± 15 V for the LM301A.

		LM201A / LM201AV			LM301A			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage (R_S \leq 50 k\Omega)	V _{IO}	-	0.7	2.0	-	2.0	7.5	mV
Input Offset Current	I _{IO}	-	1.5	10	-	3.0	50	nA
Input Bias Current	I _{IB}	-	30	75	-	70	250	nA
Input Resistance	r _i	1.5	4.0	-	0.5	2.0	-	MΩ
Supply Current $V_{CC}/V_{EE} = \pm 20 V$ $V_{CC}/V_{EE} = \pm 15 V$	I _{CC} ,I _{EE}		1.8 _	3.0 _		_ 1.8	_ 3.0	mA
Large Signal Voltage Gain ($V_{CC}/V_{EE} = \pm 15 \text{ V}, V_O = \pm 10 \text{ V}, R_L > 2.0 \text{ k}\Omega$)	A _V	50	160	-	25	160	-	V/mV
The following specifications apply over the operatin	g temperature	range.						
Input Offset Voltage (R_S \leq 50 k\Omega)	V _{IO}	-	-	3.0	-	-	10	mV
Input Offset Current	I _{IO}	-	-	20	-	-	70	nA
Avg Temperature Coefficient of Input Offset Voltage (Note 2) $T_A(min) \le T_A \le T_A$ (max)	$\Delta V_{IO} / \Delta T$	-	3.0	15	-	6.0	30	μV/°C
Avg Temperature Coefficient of Input Offset Current (Note 2) +25°C \leq T _A \leq T _A (max) T _A (min) \leq T _A \leq 25°C	ΔΙ _{ΙΟ} /ΔΤ		0.01 0.02	0.1 0.2		0.01 0.02	0.3 0.6	nA/°C
Input Bias Current	I _{IB}	-	-	100	-	-	300	nA
Large Signal Voltage Gain ($V_{CC}/V_{EE} = \pm 15 \text{ V}, V_O = \pm 10 \text{ V}, R_L > 2.0 \text{ k}\Omega$)	A _{VOL}	25	-	-	15	-	-	V/mV
Input Voltage Range $V_{CC}/V_{EE} = \pm 20 V$ $V_{CC}/V_{EE} = \pm 15 V$	V _{ICR}	-15 -		+15 -	_ _12		- +12	V
Common Mode Rejection (R _S \leq 50 k Ω)	CMR	80	96	-	70	90	-	dB
Supply Voltage Rejection (R_S \leq 50 kΩ)	PSR	80	96	-	70	96	-	dB
Output Voltage Swing $(V_{CC}/V_{EE} = \pm 15 \text{ V}, \text{ R}_{L} = \pm 10 \text{ k}\Omega, \text{ R}_{L} > 2.0 \text{ k}\Omega)$	Vo	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V
Supply Currents (T _A = T _A (max), V _{CC} /V _{EE} = \pm 20 V)	I _{CC} ,I _{EE}	-	1.2	2.5	-	-	-	mA

1. For supply voltages less than \pm 15 V, the absolute maximum input voltage is equal to the supply voltage.

2. Guaranteed by design.






Figure 6. Minimum Voltage Gain




Figure 8. Open Loop Frequency Response




Figure 5. Minimum Output Voltage Swing




Figure 7. Typical Supply Currents




Figure 9. Large Signal Frequency Response




Figure 10. Voltage Follower Pulse Response

Figure 11. Open Loop Frequency Response




Figure 12. Large Signal Frequency Response




Figure 14. Single-Pole Compensation




Figure 13. Inverter Pulse Response





Figure 15. Feedforward Compensation

onsemi



A = Assembly Location

- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	PDIP-8		PAGE 1 OF 1			
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.						

© Semiconductor Components Industries, LLC, 2019

onsemi



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION: SOIC-8 NB PAGE 1 OF							
onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.							

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE

6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK

7. VOULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2			

SOURCE 1/DRAIN 2

7.

8. GATE 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>