

# Operational Amplifier, Zero-Drift, 10 $\mu$ V Offset, 0.07 $\mu$ V/°C

## NCS333A, NCV333A, NCS2333, NCV2333, NCS4333, NCV4333, NCS333

The NCS333/2333/4333 family of zero–drift op amps feature offset voltage as low as 10  $\mu V$  over the 1.8 V to 5.5 V supply voltage range. The zero–drift architecture reduces the offset drift to as low as 0.07  $\mu V/^{\circ} C$  and enables high precision measurements over both time and temperature. This family has low power consumption over a wide dynamic range and is available in space saving packages. These features make it well suited for signal conditioning circuits in portable, industrial, automotive, medical and consumer markets.

#### **Features**

- Gain-Bandwidth Product:
  - ◆ 270 kHz (NCx2333)
  - 350 kHz (NCx333, NCx333A, NCx4333)
- Low Supply Current: 17 μA (typ at 3.3 V)
- Low Offset Voltage:
  - 10 μV max for NCS333, NCS333A
  - 30 μV max for NCV333A, NCx2333 and NCx4333
- Low Offset Drift: 0.07 μV/°C max for NCS333/A
- Wide Supply Range: 1.8 V to 5.5 V
- Wide Temperature Range: -40°C to +125°C
- Rail-to-Rail Input and Output
- Available in Single, Dual and Quad Packages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

#### **Applications**

- Automotive
- Battery Powered/ Portable Application
- Sensor Signal Conditioning
- Low Voltage Current Sensing
- Filter Circuits
- Bridge Circuits
- Medical Instrumentation



SOT23-5 SN SUFFIX CASE 483



SC70-5 SQ SUFFIX CASE 419A



UDFN8 MU SUFFIX CASE 517AW



MSOP-8 DM SUFFIX CASE 846A-02



SOIC-8 D SUFFIX CASE 751



SOIC-14 D SUFFIX CASE 751A



TSSOP-14 WB DT SUFFIX CASE 948G

#### **DEVICE MARKING INFORMATION**


See general marking information in the device marking section on page 2 of this data sheet.


#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 3 of this data sheet.

#### **DEVICE MARKING INFORMATION**

#### Single Channel Configuration NCS333, NCS333A, NCV333A





#### **Dual Channel Configuration** NCS2333, NCV2333



UDFN8, 2x2, 0.5P CASE 517AW





Micro8/MSOP8 CASE 846A-02



SOIC-8 **CASE 751** 

#### **Quad Channel Configuration** NCS4333, NCV4333





Х = Specific Device Code

E = NCS333 (SOT23-5)

H = NCS333 (SC70-5)

G = NCS333A (SOT23-5)

K = NCS333A (SC70-5) M = NCV333A (SOT23-5)

N = NCV333A (SC70-5)

= Assembly Location Α Υ

= Year W = Work Week


М = Date Code


= Pb-Free Package

(Note: Microdot may be in either location)


#### **PIN CONNECTIONS**

# Single Channel Configuration NCS333, NCS333A, NCV333A






# Dual Channel Configuration NCS2333, NCV2333



<sup>\*</sup>The exposed pad of the UDFN8 package can be floated or connected to VSS.

## Quad Channel Configuration NCS4333, NCV4333



#### **ORDERING INFORMATION**

Channels	Device	Package	Shipping <sup>†</sup>
Single	NCS333SN2T1G	SOT23-5 / TSOP-5	3000 / Tape & Reel
	NCS333ASN2T1G		3000 / Tape & Reel
	NCS333SQ3T2G	SC70-5 / SC-88-5 / SOT-353-5	3000 / Tape & Reel
	NCS333ASQ3T2G		3000 / Tape & Reel
Dual	NCS2333MUTBG	UDFN8	3000 / Tape & Reel
	NCS2333DR2G	SOIC-8	3000 / Tape & Reel
	NCS2333DMR2G	MICRO-8	4000 / Tape & Reel
Quad	NCS4333DR2G	SOIC-14	2500 / Tape & Reel
	NCS4333DTBR2G	TSSOP-14	2500 / Tape & Reel

#### Automotive Qualified

Channels	Device	Package	Shipping <sup>†</sup>
Single	NCV333ASN2T1G	SOT23-5 / TSOP-5	3000 / Tape & Reel
	NCV333ASQ3T2G	SC70-5 / SC-88-5 / SOT-353-5	3000 / Tape & Reel
Dual	NCV2333DR2G	SOIC-8	3000 / Tape & Reel
	NCV2333DMR2G	MICRO-8	4000 / Tape & Reel
Quad	NCV4333DR2G	SOIC-14	2500 / Tape & Reel
	NCV4333DTBR2G	TSSOP-14	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature, unless otherwise stated.

Parameter	Rating	Unit
Supply Voltage	7	V
INPUT AND OUTPUT PINS		
Input Voltage (Note 1)	(VSS) - 0.3 to (VDD) + 0.3	V
Input Current (Note 1)	±10	mA
Output Short Circuit Current (Note 2)	Continuous	
TEMPERATURE		
Operating Temperature Range	-40 to +125	°C
Storage Temperature Range	-65 to +150	°C
Junction Temperature	+150	°C
ESD RATINGS (Note 3)		
Human Body Model (HBM)	±4000	V
Machine Model (MM)	±200	V
Charged Device Model (CDM)	±2000	V
OTHER RATINGS		
Latch-up Current (Note 4)	100	mA
MSL	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less
- 2. Short-circuit to ground.
- 3. This device series incorporates ESD protection and is tested by the following methods:
  - ESD Human Body Model tested per JEDEC standard JS-001 (AEC-Q100-002)
  - ESD Machine Model tested per JEDEC standard JESD22-A115 (AEC-Q100-003)
  - ESD Charged Device Model tested per JEDEC standard JESD22-C101 (AEC-Q100-011)
- 4. Latch-up Current tested per JEDEC standard: JESD78.

#### THERMAL INFORMATION (Note 5)

Parameter	Symbol	Package	Value	Unit
Thermal Resistance,	$\theta_{\sf JA}$	SOT23-5 / TSOP5	290	°C/W
Junction to Ambient		SC70-5 / SC-88-5 / SOT-353-5	425	
		Micro8 / MSOP8	298	
		SOIC-8	250	
		UDFN8	228	
		SOIC-14	216	
		TSSOP-14	155	

As mounted on an 80x80x1.5 mm FR4 PCB with 650 mm<sup>2</sup> and 2 oz (0.07 mm) thick copper heat spreader. Following JEDEC JESD/EIA 51.1, 51.2, 51.3 test guidelines

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Range	Unit
Supply Voltage (V <sub>DD</sub> - V <sub>SS</sub> )	V <sub>S</sub>	1.8 to 5.5	V
Specified Operating Temperature Range NCS333	T <sub>A</sub>	-40 to 105	°C
NCx333A, NCx2333, NCx4333		-40 to 125	1
Input Common Mode Voltage Range	$V_{CM}$	V <sub>SS</sub> -0.1 to V <sub>DD</sub> +0.1	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

**ELECTRICAL CHARACTERISTICS:**  $V_S = 1.8 \text{ V to } 5.5 \text{ V}$  At  $T_A = +25^{\circ}\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to midsupply,  $V_{CM} = V_{OUT} =$  midsupply, unless otherwise noted. **Boldface** limits apply over the specified operating temperature range, guaranteed by characterization and/or design.

Parameter	Symbol	Conditions		Min	Тур	Max	Unit	
INPUT CHARACTERISTICS					•			
Offset Voltage	V <sub>OS</sub>	V <sub>S</sub> = +5 V	NCS333, NCS333A		3.5	10	μV	
			NCV333A, NCx2333, NCx4333		6.0	30		
Offset Voltage Drift vs Temp	$\Delta V_{OS}/\Delta T$	NCS333,	NCS333A		0.03	0.07	μV/°C	
		NCV333A	A, V <sub>S</sub> = 5 V		0.03	0.14		
		NCx2333	3, V <sub>S</sub> = 5 V		0.04	0.07		
		NCx4333	3, V <sub>S</sub> = 5 V		0.095	0.19		
Offset Voltage Drift vs Supply	$\Delta V_{OS}/\Delta V_{S}$	NCS333, NCS333A	Full temperature range		0.32	5	μV/V	
		NCV333A	T <sub>A</sub> = +25°C		0.40	5		
			Full temperature range			8		
		NCx2333, NCx4333	T <sub>A</sub> = +25°C		0.32	5		
			Full temperature range			12.6		
Input Bias Current	I <sub>IB</sub>	T <sub>A</sub> = +25°C	NCS333, NCx333A		±60	±200	pА	
(Note 6)			NCx2333, NCx4333		±60	±400	-	
		Full tempe	rature range		±400			
Input Offset Current	los	T <sub>A</sub> = +25°C	NCS333, NCx333A		±50	±400	pА	
(Note 6)			NCx2333, NCx4333		±50	±800	1	
Common Mode Rejection Ratio	CMRR	V <sub>S</sub> = 1.8 V			111		dB	
(Note 7)		V <sub>S</sub> =	3.3 V		118			
		V <sub>S</sub> = 5.0 V	NCS333, NCS333A, NCx2333, NCx4333	106	123			
				NCV333A	103	123		1
		V <sub>S</sub> =	5.5 V		127			
Input Resistance	R <sub>IN</sub>	Diffe	rential		180		GΩ	
		Commo	on Mode		90			
Input Capacitance	C <sub>IN</sub>	NCS333	Differential		2.3		pF	
			Common Mode		4.6		1	
		NCx2333, NCx4333,	Differential		4.1			
		NCx333A	Common Mode		7.9		1	
OUTPUT CHARACTERISTICS							•	
Open Loop Voltage Gain (Note 6)	A <sub>VOL</sub>	V <sub>SS</sub> + 100 mV < V <sub>O</sub> < V <sub>DD</sub> – 100 mV		106	145		dB	
Open Loop Output Impedance	Z <sub>out-OL</sub>	f = UGBW, I <sub>O</sub> = 0 mA			300		Ω	
Output Voltage High,	V <sub>OH</sub>	T <sub>A</sub> =	+25°C		10	50	mV	
Referenced to V <sub>DD</sub>		Full temper	rature range			70		
Output Voltage Low,	V <sub>OL</sub>	T <sub>A</sub> =	+25°C		10	50	mV	
Referenced to V <sub>SS</sub>		Full tempe	rature range			70		

<sup>6.</sup> Guaranteed by characterization and/or design 7. Specified over the full common mode range:  $V_{SS}$  – 0.1 <  $V_{CM}$  <  $V_{DD}$  + 0.1

#### **ELECTRICAL CHARACTERISTICS:** $V_S = 1.8 \text{ V to } 5.5 \text{ V}$

At  $T_A = +25^{\circ}C$ ,  $R_L = 10 \text{ k}\Omega$  connected to midsupply,  $V_{CM} = V_{OUT} =$  midsupply, unless otherwise noted. **Boldface** limits apply over the specified operating temperature range, guaranteed by characterization and/or design.

		1					1
Parameter	Symbol	Cond	litions	Min	Тур	Max	Unit
OUTPUT CHARACTERISTICS							
Output Current Capability	I <sub>O</sub>	Sinking Current	NCS333		25		mA
			NCx333A, NCx2333, NCx4333		11		
		Sourcing	g Current		5.0		1
Capacitive Load Drive	CL			S	ee Figure	13	
NOISE PERFORMANCE							
Voltage Noise Density	e <sub>N</sub>	f <sub>IN</sub> =	1 kHz		62		nV / √Hz
Voltage Noise	e <sub>P-P</sub>	f <sub>IN</sub> = 0.1 H	Iz to 10 Hz		1.1		$\mu V_{PP}$
		f <sub>IN</sub> = 0.01	Hz to 1 Hz		0.5		1
Current Noise Density	i <sub>N</sub>	f <sub>IN</sub> =	10 Hz		350		fA / √Hz
Channel Separation		NCx2333	, NCx4333		135		dB
DYNAMIC PERFORMANCE		•			•		
Gain Bandwidth Product	GBWP	C <sub>L</sub> = 100 pF	NCS333, NCx333A, NCx4333		350		kHz
			NCx2333		270		1
Gain Margin	A <sub>M</sub>	C <sub>L</sub> = -	100 pF		18		dB
Phase Margin	$\phi_{M}$	C <sub>L</sub> = -	100 pF		55		٥
Slew Rate	SR	G =	= +1		0.15		V/μs
POWER SUPPLY		•			•	•	•
Power Supply Rejection Ratio	PSRR	NCS333, NCS333A	Full temperature range	106	130		dB
		NCx2333, NCx4333,	T <sub>A</sub> = +25°C	106	130		1
		NCV333A	Full temperature range	98			1
Turn-on Time	t <sub>ON</sub>	V <sub>S</sub> =	= 5 V		100		μs
Quiescent Current	IQ	NCS333, NCS333A,	$1.8 \text{ V} \le \text{V}_{\text{S}} \le 3.3 \text{ V}$		17	25	μΑ
(Note 8)		NCx2333, NCx4333				27	1
			3.3 V < V <sub>S</sub> ≤ 5.5 V		21	33	1
						35	1
		NCV333A	$1.8 \text{ V} \le \text{V}_{\text{S}} \le 3.3 \text{ V}$		20	30	1
						35	1
			3.3 V < V <sub>S</sub> ≤ 5.5 V		28	40	1
						45	1

<sup>8.</sup> No load, per channel

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **TYPICAL CHARACTERISTICS**




Figure 1. Open Loop Gain and Phase Margin vs. Frequency




Figure 2. CMRR vs. Frequency




Figure 3. PSRR vs. Frequency





Figure 4. Output Voltage Swing vs. Output Current


#### **TYPICAL CHARACTERISTICS**



200 150 (pA) 100 INPUT BIAS CURRENT  $I_{IB+}$ 50  $I_{IB}$ 0 -50  $T_A = 25^{\circ}C$ -100  $V_S = 5 V$ -150 -200 20 -20 0 40 60 80 100 -40 TEMPERATURE (°C)

Figure 5. Input Bias Current vs. Common Mode Voltage

Figure 6. Input Bias Current vs. Temperature






Figure 7. Quiescent Current vs. Temperature

Figure 8. Large Signal Step Response




Figure 9. Small Signal Step Response

Figure 10. Positive Overvoltage Recovery

#### TYPICAL CHARACTERISTICS




Figure 11. Negative Overvoltage Recovery




Figure 13. Small-Signal Overshoot vs. Load Capacitance




Figure 15. Voltage Noise Density vs. Frequency




Figure 14. 0.1 Hz to 10 Hz Noise

Figure 16. Current Noise Density vs. Frequency

# Closed-Loop Gain

#### **APPLICATIONS INFORMATION**

#### **OVERVIEW**

The NCS333, NCS333A, NCS2333, and NCS4333 precision op amps provide low offset voltage and zero drift over temperature. The input common mode voltage range extends 100 mV beyond the supply rails to allow for sensing near ground or VDD. These features make the NCS333 series well–suited for applications where precision is required, such as current sensing and interfacing with sensors.

NCS333 series of precision op amps uses a chopper-stabilized architecture, which provides the advantage of minimizing offset voltage drift over temperature and time. The simplified block diagram is shown in Figure 17. Unlike the classical chopper architecture, the chopper stabilized architecture has two signal paths.




Figure 17. Simplified NCS333 Block Diagram

In Figure 17, the lower signal path is where the chopper samples the input offset voltage, which is then used to correct the offset at the output. The offset correction occurs at a frequency of 125 kHz. The chopper-stabilized architecture is optimized for best performance at frequencies up to the related Nyquist frequency (1/2 of the offset correction frequency). As the signal frequency exceeds the Nyquist frequency, 62.5 kHz, aliasing may occur at the output. This is an inherent limitation of all chopper chopper-stabilized architectures. Nevertheless, the NCS333 op amps have minimal aliasing up to 125 kHz and low aliasing up to 190 kHz when compared to competitor parts from other manufacturers. ON Semiconductor's patented approach utilizes two

cascaded, symmetrical, RC notch filters tuned to the chopper frequency and its fifth harmonic to reduce aliasing effects.

The chopper–stabilized architecture also benefits from the feed–forward path, which is shown as the upper signal path of the block diagram in Figure 17. This is the high speed signal path that extends the gain bandwidth up to 350 kHz. Not only does this help retain high frequency components of the input signal, but it also improves the loop gain at low frequencies. This is especially useful for low–side current sensing and sensor interface applications where the signal is low frequency and the differential voltage is relatively small.

#### **APPLICATION CIRCUITS**

#### Low-Side Current Sensing

Low-side current sensing is used to monitor the current through a load. This method can be used to detect over-current conditions and is often used in feedback control, as shown in Figure 18. A sense resistor is placed in series with the load to ground. Typically, the value of the

sense resistor is less than 100 m $\Omega$  to reduce power loss across the resistor. The op amp amplifies the voltage drop across the sense resistor with a gain set by external resistors R1, R2, R3, and R4 (where R1 = R2, R3 = R4). Precision resistors are required for high accuracy, and the gain is set to utilize the full scale of the ADC for the highest resolution.




Figure 18. Low-Side Current Sensing

#### **Differential Amplifier for Bridged Circuits**

Sensors to measure strain, pressure, and temperature are often configured in a Wheatstone bridge circuit as shown in Figure 19. In the measurement, the voltage change that is

produced is relatively small and needs to be amplified before going into an ADC. Precision amplifiers are recommended in these types of applications due to their high gain, low noise, and low offset voltage.




Figure 19. Bridge Circuit Amplification

#### **EMI Susceptibility and Input Filtering**

Op amps have varying amounts of EMI susceptibility. Semiconductor junctions can pick up and rectify EMI signals, creating an EMI-induced voltage offset at the output, adding another component to the total error. Input pins are the most sensitive to EMI. The NCS333 op amp family integrates low-pass filters to decrease sensitivity to EMI.

#### **General Layout Guidelines**

To ensure optimum device performance, it is important to follow good PCB design practices. Place  $0.1~\mu F$  decoupling capacitors as close as possible to the supply pins. Keep traces short, utilize a ground plane, choose surface–mount components, and place components as close as possible to the device pins. These techniques will reduce susceptibility to electromagnetic interference (EMI). Thermoelectric effects can create an additional temperature dependent offset voltage at the input pins. To reduce these effects, use metals with low thermoelectric–coefficients and prevent temperature gradients from heat sources or cooling fans.

#### **UDFN8 Package Guidelines**

The UDFN8 package has an exposed leadframe die pad on the underside of the package. This pad should be soldered to the PCB, as shown in the recommended soldering footprint in the Package Dimensions section of this datasheet. The center pad can be electrically connected to VSS or it may be left floating. When connected to VSS, the center pad acts as a heat sink, improving the thermal resistance of the part.





0



#### SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M

**DATE 11 APR 2023** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETERS
- 419A-01 DBSDLETE, NEW STANDARD 419A-02
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,

DIM	MILLIMETERS			
INITU	MIN.	N□M.	MAX.	
А	0.80	0.95	1.10	
A1			0.10	
A3		0,20 REF		
b	0.10	0.20	0.30	
C	0.10		0.25	
D	1.80	2.00	2,20	
Е	2.00	2.10	2.20	
E1	1.15	1.25	1.35	
е	0.65 BSC			
L	0.10	0.15	0.30	

5X b

◆ 0.2 M B M

- PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.

<u> </u>	0.50	5

#### RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

5. COLLECTOR

#### **GENERIC MARKING DIAGRAM\***



\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
PIN 1. BASE	PIN 1. ANODE	PIN 1. ANODE 1	PIN 1. SOURCE 1	PIN 1. CATHODE
2. EMITTER	2. EMITTER	2. N/C	2. DRAIN 1/2	2. COMMON ANODE
3. BASE	3. BASE	3. ANODE 2	<ol><li>SOURCE 1</li></ol>	3. CATHODE 2
4. COLLECTOR	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE 2</li></ol>	4. GATE 1	4. CATHODE 3
<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	<ol><li>CATHODE 1</li></ol>	5. GATE 2	5. CATHODE 4
STYLE 6:	STYLE 7:	STYLE 8:	STYLE 9:	Note: Please refer to datasheet for
PIN 1. EMITTER 2	PIN 1. BASE	PIN 1. CATHODE	PIN 1. ANODE	atula callout. If atula tupa is not called
2. BASE 2	2. EMITTER	2. COLLECTOR	2. CATHODE	style callout. If style type is not called
3. EMITTER 1	3. BASE	3. N/C	3. ANODE	out in the datasheet refer to the device
4. COLLECTOR	<ol><li>COLLECTOR</li></ol>	4. BASE	4. ANODE	datasheet pinout or pin assignment.
<ol><li>COLLECTOR 2/BASE 1</li></ol>	5. COLLECTOR	5. EMITTER	5. ANODE	datasheet pinout of pin assignment.

DOCUMENT NUMBER:	98ASB42984B	Electronic versions are uncontrolled except when accessed directly from the Document Reposition Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88A (SC-70-5/SOT-35	53)	PAGE 1 OF 1	

5. EMITTER

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

5. COLLECTOR 2/BASE 1




## TSOP-5 3.00x1.50x0.95, 0.95P **CASE 483**

**ISSUE P** 


**DATE 01 APR 2024** 

#### NOTES:

- DIMENSIONING AND TOLERANCING CONFORM TO ASME 1. Y14.5-2018.
- 2.
- ALL DIMENSION ARE IN MILLIMETERS (ANGLES IN DEGREES). MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. 3. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OF GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D.
- OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.




DIM	М	MILLIMETERS			
ININ	MIN.	NOM.	MAX.		
Α	0.900	1.000	1.100		
A1	0.010	0.055	0.100		
A2	0	.950 REF	₹.		
b	0.250	0.375	0.500		
С	0.100	0.180	0.260		
D	2.850	3.000	3.150		
E	2.500	2.750	3.000		
E1	1.350	1.500	1.650		
е	0.950 BSC				
L	0.200	0.400	0.600		
Θ	0.	5°	10°		




RECOMMENDED MOUNTING FOOTPRINT\*

FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

# NOTE 5 В Ė1 PIN 1 **IDENTIFIER** ΙAŀ TOP VIEW





#### **GENERIC MARKING DIAGRAM\***





Discrete/Logic

= Date Code

XXX = Specific Device Code

= Pb-Free Package

XXX = Specific Device Code

= Assembly Location

= Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

М

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

**DOCUMENT NUMBER:** 

98ARB18753C

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.


**DESCRIPTION:** 

TSOP-5 3.00x1.50x0.95, 0.95P

PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





**UDFN8, 2x2** 

**DATE 13 NOV 2015** 

#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSION 6 APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15
  AND 0.30 MM FROM THE TERMINAL TIP.
- AND U.30 MM FROM THE TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED
  PAD AS WELL AS THE TERMINALS.
  FOR DEVICE OPN CONTAINING W OPTION,
  DETAIL B ALTERNATE CONSTRUCTION IS

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.13	REF		
b	0.18	0.30		
D	2.00 BSC			
D2	1.50	1.70		
E	2.00 BSC			
E2	0.80	1.00		
е	0.50 BSC			
L	0.20	0.45		
L1		0.15		

#### **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code

= Date Code


= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

# **SOLDERING FOOTPRINT\***

**RECOMMENDED** 



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON34462E	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	UDFN8, 2X2		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





#### SOIC-8 NB CASE 751-07 **ISSUE AK**

**DATE 16 FEB 2011** 



XS

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	7 BSC	0.050 BSC	
Н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

### **SOLDERING FOOTPRINT\***

0.25 (0.010) M Z Y S



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week W = Pb-Free Package

XXXXXX XXXXXX AYWW AYWW H  $\mathbb{H}$ Discrete **Discrete** (Pb-Free)

XXXXXX = Specific Device Code = Assembly Location Α

ww = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 3:

STYLE 2:

#### **DATE 16 FEB 2011**

STYLE 4:

STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE
8. EMITTER  STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	8. EMITTER, #1  STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	8. COMMON CATHODE  STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	: 98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		' '	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

STYLE 1:






△ 0.10


SOIC-14 NB CASE 751A-03 ISSUE L

**DATE 03 FEB 2016** 









- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
  - ASME Y14.5M, 1994.
    CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
- MAXIMUM MATERIAL CONDITION.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

	MILLIM	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
АЗ	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
Е	3.80	4.00	0.150	0.157
е	1.27	BSC	0.050	BSC
Н	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
M	0 °	7°	0 °	7°

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### **SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

C SEATING PLANE

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### SOIC-14 CASE 751A-03 ISSUE L

#### DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.






#### Micro8 CASE 846A-02 ISSUE K

**DATE 16 JUL 2020** 



**♦** 0.08 (0.003)**₩** C BS AS NOTE 3 TOP VIEW






END VIEW

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DDES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
- DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



MOUNTING FOOTPRINT

DIM	MI	LLIMETE	RS
ואונע	MIN.	N□M.	MAX.
Α			1.10
A1	0.05	0.08	0.15
b	0.25	0.33	0.40
c	0.13	0.18	0.23
D	2.90	3.00	3.10
Ε	2.90	3.00	3.10
е	0.65 BSC		
HE	4.75	4.90	5.05
L	0.40	0.55	0.70

#### **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code Α = Assembly Location

Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. SOURCE	PIN 1. SOURCE 1	PIN 1. N-SOURCE
<ol><li>SOURCE</li></ol>	2. GATE 1	2. N-GATE
<ol><li>SOURCE</li></ol>	<ol><li>SOURCE 2</li></ol>	3. P-SOURCE
<ol><li>GATE</li></ol>	4. GATE 2	4. P-GATE
<ol><li>DRAIN</li></ol>	5. DRAIN 2	5. P-DRAIN
<ol><li>DRAIN</li></ol>	6. DRAIN 2	6. P-DRAIN
7. DRAIN	7. DRAIN 1	7. N-DRAIN
8. Drain	8. DRAIN 1	8. N-DRAIN

DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	MICRO8		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales