

Sample &

Buy



LMV601, LMV602, LMV604

SNOSC70C - APRIL 2012 - REVISED JULY 2016

## LMV60x 1-MHz, Low-Power, General-Purpose, 2.7-V Operational Amplifiers

Technical

Documents

#### Features 1

- Typical 2.7-V Supply Values; Unless Otherwise Noted
- Ensured 2.7-V and 5-V Specifications
- Supply Current (Per Amplifier): 100 µA
- Gain Bandwidth Product: 1 MHz
- Shutdown Current (LMV601): 45 pA
- Turnon Time from Shutdown (LMV601): 5 µs
- Input Bias Current: 20 fA

#### Applications 2

- Cordless and Cellular Phones
- Laptops
- **PDAs**
- PCMCIA and Audio
- Portable and Battery-Powered Electronic Equipment
- Supply Current Monitoring
- Battery Monitoring
- **Buffers**
- Filters
- Drivers

### 3 Description

Tools &

Software

The LMV60x devices are single, dual, and guad lowvoltage, low-power operational amplifiers. They are designed specifically for low-voltage, general-purpose applications. Other important product characteristics are low input bias current, rail-to-rail output, and wide temperature range. The LMV60x have 29-nV voltage noise at 10 KHz, 1-MHz GBW, 1-V/µs slew rate, 0.25-mV Vos. The LMV60x operates from a single supply voltage as low as 2.7 V, while drawing 100-µA (typical) quiescent current. In shutdown mode, the current can be reduced to 45 pA.

Support &

Community

2.2

The industrial-plus temperature range of -40°C to 125°C allows the LMV60x to accommodate a broad range of extended environment applications.


The LMV601 offers a shutdown pin that can be used to disable the device. Once in shutdown mode, the supply current is reduced to 45 pA (typical).

The LMV601 is offered in the tiny 6-pin SC70 package, the LMV602 in space-saving 8-pin VSSOP and SOIC, and the LMV604 in 14-pin TSSOP and SOIC. These small package amplifiers offer an ideal solution for applications requiring minimum PCB footprint. Applications with area constrained printedcircuit board requirements include portable and battery-operated electronics.

Device information.						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
LMV601	SC70 (6)	2.00 mm × 1.25 mm				
1 MV(602	SOIC (8)	4.90 mm × 3.91 mm				
LMV602	VSSOP (8)	3.00 mm × 3.00 mm				
	SOIC (8)	4.90 mm × 3.91 mm				
LMV604	TSSOP (14)	5.00 mm × 4.40 mm				

#### Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Sample and Hold Circuit

Copyright © 2016, Texas Instruments Incorporated



### Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings5
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics – DC (2.7 V) 6
	6.6	Electrical Characteristics – AC (2.7 V) 6
	6.7	Electrical Characteristics – DC (5 V) 7
	6.8	Electrical Characteristics – AC (5 V) 7
	6.9	Typical Characteristics 8
7	Deta	ailed Description 15
	7.1	Overview 15
	7.2	Functional Block Diagram 15
	7.3	Feature Description 15

	7.4	Device Functional Modes 15	5
8	App	lication and Implementation18	3
	8.1	Application Information 18	3
	8.2	Typical Application 18	3
	8.3	Dos and Don'ts 19	)
9	Pow	er Supply Recommendations 19	)
10	Laye	out	)
	10.1	Layout Guideline 20	)
	10.2	Layout Example 20	)
11	Dev	ice and Documentation Support 21	
	11.1	Device Support 21	l
	11.2	Documentation Support 21	I
	11.3	Related Links 21	
	11.4	Receiving Notification of Documentation Updates 21	I
	11.5	Community Resources 21	
	11.6	Trademarks 21	
	11.7	Electrostatic Discharge Caution 22	
	11.8	Glossary 22	2
12		hanical, Packaging, and Orderable	
	Infor	mation 22	2

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (March 2013) to Revision C

Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Changed Thermal Information table to align with JEDEC standards
•	Changed ON mode (LMV601) typical value for V <sub>SD</sub> in <i>Electrical Characteristics – DC (2.7 V)</i> from '1.7 to 2.7' to '1.7' 6
•	Changed ON Mode (LMV601) max value for V <sub>SD</sub> in <i>Electrical Characteristics – DC (2.7 V)</i> from '2.4 to 2.7' to '2.7'
•	Changed Shutdown mode (LMV601) typical value for V <sub>SD</sub> in <i>Electrical Characteristics – DC (2.7 V)</i> from '0 to 1' to '0' 6
•	Changed Shutdown mode (LMV601) max value for V <sub>SD</sub> in <i>Electrical Characteristics – DC (2.7 V)</i> from '0 to 0.8' to '0.8' 6
•	Deleted '-0.2 to 4.2 (Range)' from V <sub>CM</sub> in <i>Electrical Characteristics - DC (5 V)</i>
•	Changed ON mode (LMV601) typical value for V <sub>SD</sub> in <i>Electrical Characteristics – DC (5 V)</i> from '3.1 to 5' to '3.1'
•	Changed ON mode (LMV601) max value for V <sub>SD</sub> in <i>Electrical Characteristics – DC (5 V)</i> from '4.5 to 5' to '5'
•	Changed Shutdown mode (LMV601) typical value for V <sub>SD</sub> in <i>Electrical Characteristics – DC (5 V)</i> from '0 to 1' to '1'
•	Changed Shutdown mode (LMV601) max value for V <sub>SD</sub> in <i>Electrical Characteristics – DC (5 V)</i> from '0 to 0.8' to '0.8' 7
_	


#### Changes from Revision A (March 2012) to Revision B

•	Changed layout of National Data Sheet to TI format	16
---	--	----

### Texas Instruments




## 5 Pin Configuration and Functions




#### Pin Functions: LMV601

PIN	1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION		
GND	2	Р	Supply negative input		
+IN	1	I	Noninverting input		
–IN	3	I	Inverting input		
OUT	4	0			
SHDN	5	I	Active low enable input		
V+	6	Р	Positive supply input		







#### Pin Functions: LMV602, LMV604

PIN					
NAME	N	0.	I/O	DESCRIPTION	
NANE	LMV602	LMV604			
+INA	3	3	Ι	Noninverting input, channel A	
+INB	5	5	I	Noninverting input, channel B	
+INC	—	10	I	Noninverting input, channel C	
+IND	—	12	I	Noninverting input, channel D	
–INA	2	2	I	erting input, channel A	
–INB	6	6	I	erting input, channel B	
-INC	—	9	I	erting input, channel C	
–IND	—	13	I	verting input, channel D	
OUTA	1	1	0	Output, channel A	
OUTB	7	7	0	Output, channel B	
OUTC	—	8	0	Output, channel C	
OUTD		14	0	itput, channel D	
V+	8	4	Р	ositive (highest) power supply	
V–	4	11	Р	Negative (lowest) power supply	

Copyright © 2012–2016, Texas Instruments Incorporated



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT	
Differential input voltage	±Supply	±Supply Voltage		
Supply voltage, (V+) – (V–)		6	V	
Output short circuit to V+	Se	e <sup>(3)</sup>		
Output short circuit to V-	See <sup>(4)</sup>			
Junction temperature, T <sub>J</sub> <sup>(5)</sup>		150	°C	
Storage temperature, T <sub>stg</sub>	-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Shorting output to V+ adversely affects reliability.

(4) Shorting output to V- adversely affects reliability.

(5) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Flactroatatia diasharra	Human-body model (HBM) <sup>(1)(1)</sup>	±2000	M
V <sub>(ESD)</sub>	Electrostatic discharge	Machine model (MM) <sup>(2)</sup>	±200	v

(1) Human-Body Model, applicable std. MIL-STD-883, Method 3015.7.

(2) Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN MAX	UNIT
Supply voltage	2.7 5.8	
Temperature	-40 125	5 °C

#### 6.4 Thermal Information

		LMV601	LN	IV602	LM\		
THERMAL METRIC <sup>(1)</sup>		DCK (SC70)	D (SOIC)	DGK (VSSOP)	D (SOIC)	PW (TSSOP)	UNIT
		6 PINS	8 PINS	8 PINS	14 PINS	14 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	229.1	120.8	178.3	91.5	123.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	116.1	65.2	68.4	49.7	50.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.3	61.4	98.8	46	66.2	°C/W
ΨJT	Junction-to-top characterization parameter	8.8	16.1	9.8	12.4	6.3	°C/W
ΨJB	Junction-to-board characterization parameter	52.7	60.8	97.3	45.7	65.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SNOSC70C - APRIL 2012 - REVISED JULY 2016

www.ti.com

RUMENTS

XAS

### 6.5 Electrical Characteristics – DC (2.7 V)

Unless otherwise specified, all limits ensured for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7$  V,  $V^- = 0$  V,  $V_{CM} = V^+ / 2$ ,  $V_O = V^+ / 2$  and  $R_L > 1$  M $\Omega$ .<sup>(1)</sup>

PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT
		LMV601			0.25	4	
V <sub>OS</sub>	Input offset voltage	LMV602 and LMV604		0.55	5	mV	
TCV <sub>OS</sub>	Input offset voltage average drift				1.7		µV/°C
I <sub>B</sub>	Input bias current				0.02		pА
I <sub>OS</sub>	Input offset current				6.6		fA
	Quantu aurrant	Per amplifier			100	170	μA
I <sub>S</sub> Supply current		Shutdown mode, $V_{SD} = 0$	V (LMV601)		45 pA	1	μA
CMRR	Common-mode rejection ratio	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 1.7 \text{ V}$		80		dB	
PSRR	Power supply rejection ratio	$2.7 \text{ V} \leq \text{V}^+ \leq 5 \text{ V}$	$2.7 V \le V^+ \le 5 V$				dB
V <sub>CM</sub>	Input common-mode voltage	For CMRR ≥ 50 dB	For CMRR ≥ 50 dB			1.7	V
A <sub>V</sub>	Large signal voltage gain	$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$			113		dB
			Swing high		5	30	m) (
Vo	Output swing	$R_L = 10 \text{ k}\Omega \text{ to } 1.35 \text{ V}$	Swing low	30	5.3		mV
		Sourcing LMV601 and LMV602			32		
Ι <sub>Ο</sub>	Output short-circuit current	Sourcing LMV604			24		mA
		Sinking			24		
t <sub>on</sub>	Turnon time from shutdown	(LMV601)			5		μs
\ <i>\</i>		ON mode (LMV601)			1.7	2.7	
V <sub>SD</sub>	Shutdown pin voltage range	Shutdown mode (LMV607		0	0.8	V	

(1) Values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No assurance of parametric performance is indicated in the electrical tables under conditions of internal self heating where  $T_J > T_A$ .

### 6.6 Electrical Characteristics – AC (2.7 V)

Unless otherwise specified, all limits ensured for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7 \text{ V}$ ,  $V^- = 0 \text{ V}$ ,  $V_{CM} = V^+ / 2$ ,  $V_O = V^+ / 2$  and  $R_L > 1 \text{ M}\Omega$ .<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate	$R_{L} = 10 \ k\Omega,^{(2)}$		1		V/µs
GBW	Gain bandwidth product	$R_L = 100 \text{ k}\Omega, C_L = 200 \text{ pF}$		1		MHz
$\Phi_{m}$	Phase margin	$R_L = 100 \text{ k}\Omega$		72		deg
G <sub>m</sub>	Gain margin	$R_L = 100 \text{ k}\Omega$		20		dB
e <sub>n</sub>	Input-referred voltage noise	f = 1 kHz		40		nV/√Hz
i <sub>n</sub>	Input-referred current noise	f = 1 kHz		0.001		pA/√Hz
THD	Total harmonic distortion	$      f = 1 \text{ kHz},  \text{A}_{\text{V}} = 1 \\ \text{R}_{\text{L}} = 600  \Omega,  \text{V}_{\text{IN}} = 1  \text{V}_{\text{PP}} $		0.017%		

(1) Values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No assurance of parametric performance is indicated in the electrical tables under conditions of internal self heating where  $T_J > T_A$ .

(2) Connected as voltage follower with 2-V<sub>PP</sub> step input. Number specified is the slower of the positive and negative slew rates.

6



#### 6.7 Electrical Characteristics - DC (5 V)

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
N/		LMV601		0.25	4		
V <sub>OS</sub>	Input offset voltage	LMV602 and LMV604			0.7	5	mV
TCV <sub>OS</sub>	Input offset voltage average drift				1.9		µV/°C
I <sub>B</sub>	Input bias current				0.02		pА
I <sub>OS</sub>	Input offset current				6.6		fA
	Current current	Per amplifier		107	200	μA	
I <sub>S</sub>	,	Shutdown mode, V <sub>SD</sub> = 0	V (LMV601)		0.033	1	μA
CMRR	Common-mode rejection ratio	$0 V \le V_{CM} \le 4 V$		86		dB	
PSRR	Power supply rejection ratio	2.7 V ≤ V <sup>+</sup> ≤ 5 V		82		dB	
V <sub>CM</sub>	Input common-mode voltage	For CMRR ≥ 50 dB	0		4	V	
A <sub>V</sub>	Large signal voltage gain <sup>(2)</sup>	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$			116		dB
N/			Swing high		7	30	
Vo	Output swing	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$	Swing low	30	7		mV
		Sourcing		113			
I <sub>O</sub> Output short-circuit current		Sinking		75		mA	
t <sub>on</sub>	Turnon time from shutdown	(LMV601)		5		μs	
N/		ON mode (LMV601)		3.1	5		
$V_{SD}$	Shutdown pin voltage range	Shutdown mode (LMV60		0	0.8 V	V	

(1) Values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No assurance of parametric performance is indicated in the electrical tables under conditions of internal self heating where  $T_J > T_A$ .

(2) R<sub>L</sub> is connected to mid-supply. The output voltage is GND + 0.2 V  $\leq$  V<sub>0</sub>  $\leq$  V<sup>+</sup> - 0.2 V

#### 6.8 Electrical Characteristics – AC (5 V)

Unless otherwise specified, all limits ensured for  $T_J = 25^{\circ}C$ ,  $V^+ = 5 V$ ,  $V^- = 0 V$ ,  $V_{CM} = V^+ / 2$ ,  $V_O = V^+ / 2$  and  $R_L > 1 M\Omega$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate	$R_{L} = 10 \ k\Omega,^{(1)}$		1		V/µs
GBW	Gain bandwidth product	$R_L = 100 \text{ k}\Omega, C_L = 200 \text{ pF}$		1		MHz
$\Phi_{\sf m}$	Phase margin	$R_L = 100 \text{ k}\Omega$		72		0
G <sub>m</sub>	Gain margin	$R_L = 100 \text{ k}\Omega$		20		dB
en	Input-referred voltage noise	f = 1 kHz		39		nV/√Hz
i <sub>n</sub>	Input-referred current noise	f = 1 kHz		0.001		pA/√Hz
THD	Total harmonic distortion	$      f = 1 \text{ kHz},  \text{A}_{\text{V}} = 1 \\ \text{R}_{\text{L}} = 600  \Omega,  \text{V}_{\text{IN}} = 1  \text{V}_{\text{PP}} $		0.012%		

(1) Connected as voltage follower with 2-V<sub>PP</sub> step input. Number specified is the slower of the positive and negative slew rates.


LMV601, LMV602, LMV604

SNOSC70C - APRIL 2012 - REVISED JULY 2016




www.ti.com

#### 6.9 Typical Characteristics








### LMV601, LMV602, LMV604

SNOSC70C - APRIL 2012 - REVISED JULY 2016




www.ti.com

#### **Typical Characteristics (continued)**



Copyright © 2012-2016, Texas Instruments Incorporated






#### LMV601, LMV602, LMV604


SNOSC70C - APRIL 2012 - REVISED JULY 2016



www.ti.com








### LMV601, LMV602, LMV604

SNOSC70C - APRIL 2012 - REVISED JULY 2016



www.ti.com






### 7 Detailed Description

The LMV60x family of amplifiers features low-voltage, low-power, and rail-to-rail output operational amplifiers designed for low-voltage portable applications. The family is designed using all CMOS technology. This results in an ultra-low input bias current. The LMV601 has a shutdown option, which can be used in portable devices to increase battery life.

A simplified schematic of the LMV60x family of amplifiers is shown in *Functional Block Diagram*. The PMOS input differential pair allows the input to include ground. The output of this differential pair is connected to the Class AB turnaround stage. This Class AB turnaround has a lower quiescent current, compared to regular turnaround stages. This results in lower offset, noise, and power dissipation, while slew rate equals that of a conventional turnaround stage. The output of the Class AB turnaround stage provides gate voltage to the complementary common-source transistors at the output stage. These transistors enable the device to have rail-to-rail output.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Class AB Turnaround Stage Amplifier

This patented folded cascode stage has a combined class AB amplifier stage, which replaces the conventional folded cascode stage. Therefore, the class AB folded cascode stage runs at a much lower quiescent current compared to conventional folded cascode stages. This results in significantly smaller offset and noise contributions. The reduced offset and noise contributions in turn reduce the offset voltage level and the voltage noise level at the input of the LMV60x. Also the lower quiescent current results in a high open-loop gain for the amplifier. The lower quiescent current does not affect the slew rate of the amplifier nor its ability to handle the total current swing coming from the input stage.

The input voltage noise of the device at low frequencies, below 1 kHz, is slightly higher than devices with a BJT input stage. However, the PMOS input stage results in a much lower input bias current and the input voltage noise drops at frequencies above 1 kHz.

#### 7.4 Device Functional Modes

#### 7.4.1 Low Input Bias Current

The LMV60x amplifiers have a PMOS input stage. As a result, they have a much lower input bias current than devices with BJT input stages. This feature makes these devices ideal for sensor circuits. A typical curve of the input bias current of the LMV601 is shown in Figure 41.

Copyright © 2012–2016, Texas Instruments Incorporated



#### **Device Functional Modes (continued)**





Figure 41. Input Bias Current vs V<sub>CM</sub>

#### 7.4.2 Shutdown Feature

The LMV601 is capable of being turned off to conserve power and increase battery life in portable devices. Once in shutdown mode the supply current is drastically reduced, 1 µA maximum, and the output is *tri-stated*.


The device is disabled when the shutdown pin voltage is pulled low. The shutdown pin must never be left unconnected. Leaving the pin floating results in an undefined operation mode and the device may oscillate between shutdown and active modes.

The LMV601 typically turns on 2.8  $\mu$ s after the shutdown voltage is pulled high. The device turns off in less than 400 ns after shutdown voltage is pulled low. Figure 42 and Figure 43 show the turnon and turnoff time of the LMV601, respectively. To reduce the effect of the capacitance added to the circuit by the scope probe, in the turnoff time circuit a resistive load of 600  $\Omega$  is added. Figure 44 and Figure 45 show the test circuits used to obtain the two plots.





### **Device Functional Modes (continued)**



#### Figure 44. Turnon Time

Figure 45. Turnoff Time



#### 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LMV60x family of amplifiers features low-voltage, low-power, and rail-to-rail output operational amplifiers designed for low-voltage portable applications.

#### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 46. Sample and Hold Circuit

#### 8.2.1 Design Requirements

The lower input bias current of the LMV601 results in a very high input impedance. The output impedance when the device is in shutdown mode is quite high. These high impedances, and the ability of the shutdown pin to be derived from a separate power source, make LMV601 a good choice for sample and hold circuits. The sample clock must be connected to the shutdown pin of the amplifier to rapidly turn the device on or off.

#### 8.2.2 Detailed Design Procedure

Figure 46 shows the schematic of a simple sample-and-hold circuit. When the sample clock is high, the first amplifier is in normal operation mode and the second amplifier acts as a buffer. The capacitor, which appears as a load on the first amplifier, is charging at this time. The voltage across the capacitor is that of the noninverting input of the first amplifier because it is connected as a voltage-follower. When the sample clock is low, the first amplifier is shut off, bringing the output impedance to a high value. The high impedance of this output, along with the very high impedance on the input of the second amplifier, prevents the capacitor from discharging. There is very little voltage droop while the first amplifier is in shutdown mode. The second amplifier, which is still in normal operation mode and is connected as a voltage-follower, also provides the voltage sampled on the capacitor at its output.



#### **Typical Application (continued)**

#### 8.2.3 Application Curve




Figure 47. Sample-and-Hold Circuit Results

#### 8.3 Dos and Don'ts

Do properly bypass the power supplies.

Do add series resistence to the output when driving capacitive loads, particularly cables, Muxes, and ADC inputs.

Do add series current-limiting resistors and external Schottky clamp diodes if input voltage is expected to exceed the supplies. Limit the current to 1 mA or less (1 k $\Omega$  per volt).

### 9 Power Supply Recommendations

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI recommends that 10-nF capacitors be placed as close as possible to the operational amplifier power supply pins. For a single supply, place a capacitor between V<sup>+</sup> and V<sup>-</sup> supply leads. For dual supplies, place one capacitor between V<sup>+</sup> and ground, and one capacitor between V<sup>-</sup> and ground.

### 10 Layout

#### 10.1 Layout Guideline

To properly bypass the power supply, consider the placement of several components on the printed-circuit boad. A 6.8- $\mu$ F or greater tantalum capacitor must be placed at the point where the power supply for the amplifier is introduced onto the board. Another 0.1- $\mu$ F ceramic capacitor must be placed as close as possible to the power supply pin of the amplifier. If the amplifier is operated in a single power supply, only the V<sup>+</sup> pin must be bypassed with a 0.1- $\mu$ F capacitor. If the amplifier is operated in a dual power supply, both V<sup>+</sup> and V<sup>-</sup> pins must be bypassed.

It is good practice to use a ground plane on a printed-circuit board to provide all components with a low inductive ground connection.

TI recommends surface-mount components in 0805 size or smaller in the LMV601-N application circuits. Designers can take advantage of the VSSOP miniature sizes to condense board layout to save space and reduce stray capacitance.

#### **10.2 Layout Example**




Figure 48. PCB Layout Example



### **11** Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

- LMV601 PSPICE Model (zip file)
- LMV601 PSPICE Model (zip file)
- LMV602 PSPICE Model (zip file)
- LMV604 PSPICE Model (zip file)
- TINA-TI SPICE-Based Analog Simulation Program
- DIP Adapter Evaluation Module
- TI Universal Operational Amplifier Evaluation Module
- TI Filterpro Software

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For additional applications, see the following: *AN-31 Op Amp Circuit Collection* (SNLA140)

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMV601	Click here	Click here	Click here	Click here	Click here
LMV602	Click here	Click here	Click here	Click here	Click here
LMV604	Click here	Click here	Click here	Click here	Click here

#### Table 1. Related Links

#### 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.6 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

Copyright © 2012–2016, Texas Instruments Incorporated

#### LMV601, LMV602, LMV604

SNOSC70C - APRIL 2012 - REVISED JULY 2016



www.ti.com

### 11.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.8 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV601MG/NOPB	ACTIVE	SC70	DCK	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AUA	Samples
LMV601MGX/NOPB	ACTIVE	SC70	DCK	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AUA	Samples
LMV602MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV60 2MA	Samples
LMV602MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV60 2MA	Samples
LMV602MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AC9A	Samples
LMV602MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AC9A	Samples
LMV604MA/NOPB	ACTIVE	SOIC	D	14	55	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV604MA	Samples
LMV604MAX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV604MA	Samples
LMV604MT/NOPB	ACTIVE	TSSOP	PW	14	94	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LMV604 MT	Samples
LMV604MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LMV604 MT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



10-Dec-2020

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV601MG/NOPB	SC70	DCK	6	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV601MGX/NOPB	SC70	DCK	6	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV602MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV602MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV602MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV604MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV604MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

25-Sep-2024




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV601MG/NOPB	SC70	DCK	6	1000	208.0	191.0	35.0
LMV601MGX/NOPB	SC70	DCK	6	3000	208.0	191.0	35.0
LMV602MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV602MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMV602MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV604MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV604MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMV602MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMV604MA/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMV604MT/NOPB	PW	TSSOP	14	94	530	10.2	3600	3.5
LMV604MT/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06

# D0008A



## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




# **PW0014A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




## PW0014A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## PW0014A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DGK0008A**



## **PACKAGE OUTLINE**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



## DGK0008A

# **EXAMPLE BOARD LAYOUT**

## <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



## DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.




# **DCK0006A**



## **PACKAGE OUTLINE**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing an integration of a constraint of the minimeters. Any dimensions in parentnesis are for reference only. Dimensioning and to per ASME Y14.5M.
  This drawing is subject to change without notice.
  Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  Falls within JEDEC MO-203 variation AB.




## **DCK0006A**

# **EXAMPLE BOARD LAYOUT**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## **DCK0006A**

# **EXAMPLE STENCIL DESIGN**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


# **D0014A**



## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.




# D0014A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## D0014A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated