# Protection Interface Circuit for PMICs with Integrated OVP Control

The NIS1050 is a protection IC targeted at the latest generation of PMICs from the leading mobile phone and UMPC chipset vendors. It includes a highly stable low-current LDO and a low impedance power N-Channel MOSFET.

The LDO provides a low current, five volt supply to the PMIC, and the NFET is the external pass element for the OVIC circuit. These stages combine with the internal PMIC to protect the charging circuit from low-impedance overvoltage conditions that can occur from either the AC/DC or USB supply.

The NIS1050 is available in the low-profile 6-lead 2x2mm WDFN6 surface mount package.

#### **Features**

- Lower Power Dissipation and Higher Efficiency vs. Zener Shunt Regulator
- LDO Highly Stable across Temperature, Operates Without Bypass Capacitors
- Wide 3-30 V Power Supply Voltage Input Range
- Low-Profile (0.75mm) 6-Lead 2x2mm WDFN6 Package
- This is a Pb-Free Device

### **Typical Applications**

• Power Interface for New Generation PMICs from Leading Mobile Phone and UMPC Chipset Vendors



# ON Semiconductor®

http://onsemi.com



# WDFN6, 2x2 CASE 506AN

MARKING DIAGRAMS



PM = Specific Device Code M = Date Code

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NIS1050MNTBG	WDFN6 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Typical Application




Figure 2. Output Voltage Variation with Temperature

# **NIS1050**




Figure 3. Pin Assignment

# **Table 1. FUNCTIONAL PIN DESCRIPTION**

Pin	Function	Description
1	Source	This is the source of the power FET and connects to the PMIC pin of the same name.
2	Gate	This pin is the gate of the FET switch.
3, 7	Vin	Positive input voltage to the device.
4	Ground	Negative input voltage to the device. This is used as the internal reference for the IC.
5	Vout	This is the output of the internal LDO. It passes the input voltage through to the output and clamps that voltage if it exceeds the regulation limit.
6, 8	Drain	Positive input voltage to the device.

#### **Table 2. MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage, Operating, Steady-State (OVP_sense to Gnd)	V <sub>in</sub>	-0.3 to 30	V
Gate-to-Source Voltage	V <sub>GS</sub>	±8	V
Drain Current, Peak (10 μs pulse)	I <sub>Dpk</sub>	20	Α
Drain Current, Continuous (Note 1, Steady-State) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	I <sub>D</sub>	3.7 2.7	A
Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1, 2)	P <sub>max</sub>	750	mW
Operating Temperature Range	TJ	-40 to 125	°C
Non-operating Temperature Range	TJ	-55 to 150	°C
Maximum Lead Temperature for Soldering Purposes	T <sub>L</sub>	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface Mounted on FR4 Board using the minimum recommended pad size of 30 mm<sup>2</sup>, 2 oz Cu.
- 2. Dual die operation (equally-heated).

# **Table 3. THERMAL RESISTANCE RATINGS**

Table 3. THERMAL RESISTANCE RATINGS			
Parameter	Symbol	Max	Unit
SINGLE DIE OPERATION (SELF-HEATED)			
Junction-to-Ambient – Steady State (Note 3)	$R_{ heta JA}$	83	°C/W
Junction-to-Ambient – Steady State Min Pad (Note 4)	$R_{ heta JA}$	177	
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{ heta JA}$	54	
DUAL DIE OPERATION (EQUALLY-HEATED)			
Junction-to-Ambient – Steady State (Note 3)	$R_{ heta JA}$	58	°C/W
Junction-to-Ambient – Steady State Min Pad (Note 4)	$R_{ heta JA}$	133	
Junction-to-Ambient – t ≤ 5 s (Note 3)	Raja	40	

- 3. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- 4. Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

# **NIS1050**

Table 4. ELECTRICAL CHARACTERISTICS (Unless otherwise noted: Vcc (OVP\_sense) = 5.0 V, T<sub>J</sub> =  $25^{\circ}$ C)

Characteristics	Symbol	Min	Тур	Max	Unit
POWER FET	•				•
Zero Gate Voltage Drain Current ( $V_{DS}$ = 24 $V_{dc}$ , $V_{GS}$ = 0 V) $T_J$ = 85°C	I <sub>DSS</sub>			1.0 10	μΑ
Gate-to-Source Leakage Current ( $V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$ )	I <sub>GSS</sub>			100	nA
Gate Threshold Voltage ( $V_{GS} = V_{DS}$ , $I_D = 250 \mu A$ )	V <sub>GS(th)</sub>	0.4	0.7	1.0	V
Negative Gate Threshold Temperature Coefficent	V <sub>GS(th)</sub> /T <sub>J</sub>		2.8		mV/°C
Drain-to-Source On-Resistance (Note 5) $V_{GS} = 4.5 \text{ V}, I_D = 2.0 \text{ A}$ $V_{GS} = 2.5 \text{ V}, I_D = 2.0 \text{ A}$	R <sub>DS(on)</sub>		47 56	70 90	mΩ
Forward Transconductance ( $V_{DS} = 5 \text{ V}, I_{D} = 2.0 \text{ A}$ )	9FS		4.5		S
Input Capacitance (V <sub>DS</sub> = 15 V <sub>dc</sub> , V <sub>GS</sub> = 0 V <sub>dc</sub> , f = 1 MHz)	C <sub>ISS</sub>		427		pF
Output Capacitance (V <sub>DS</sub> = 15 V <sub>dc</sub> , V <sub>GS</sub> = 0 V <sub>dc</sub> , f = 1 MHz)	C <sub>OSS</sub>		51		pF
Reverse Transfer Capacitance (V <sub>DS</sub> = 15 V <sub>dc</sub> , V <sub>GS</sub> = 0 V <sub>dc</sub> , f = 1 MHz)	C <sub>RSS</sub>		32		pF
<b>LDO</b> (Unless otherwise noted, T <sub>J</sub> = 25°C, Vin = 5.0 V)					
Regulated Output Voltage (Vcc = 5.5 V lo = 1 mA)	Vout	4.6	5.0	5.3	V
Response to Input Transient (Vin 0 to 30 volts, <1 $\mu$ s rise time, 5.0 $\mu$ s resistive load, Note 6) Time for signal above 5.5 volts Peak Voltage	t <sub>pulse</sub> Vpk			5.0 9.0	μs V
Headroom (Vin – Vout, lout = 1.2 mA, Vin = 4.6 V)	V <sub>head</sub>			150	mV
Headroom (Vin – Vout, lout = 10 mA, Vin = 4.8 V, T <sub>J</sub> = -40 to 125°C)	V <sub>head</sub>			1000	mV
TOTAL DEVICE	·		-	-	
Input Bias Current	I <sub>bias</sub>		110	850	μΑ
Minimum Operating Voltage	V <sub>in-min</sub>			3.0	V

<sup>5.</sup> Pulse test: Pulse width 300 μs, duty cycle 2%.6. Guaranteed by design.

#### TYPICAL PERFORMANCE CURVES




Figure 4. On-Region Characteristics

Figure 5. On–Resistance Variation with Temperature




Figure 6. Output Voltage Variation with Temperature

### **Mounting Considerations**

The LDO and MOSFET are both attached to thermal pads to provide a low impedance path for the heat generated in these devices. Both of these pads should have a solid connection to as much board copper area as possible in order to maintain a low operating temperature. The main purpose of both of these pads is for thermal connections, not electrical connections.

Pad 7 is the input voltage for the LDO. It is electrically connected to the Vcc pin. This connection is optional and will have a negligible difference in the electrical performance of the chip due to the current into the LDO.

Pad 8 is the drain of the power MOSFET. This pad will also have a low electrical impedance. Either pad 8, pad 6 or both may be used for electrical connections. The total

impedance of the FET will not vary significantly since pad 6 is part of the lead-frame and therefore connected to pad 8 by a metal path on the lead frame. The majority of the package impedance comes from the resistance between the source and pin 1, since this is connected by bond wires.

# **Bypass Capacitors**

The LDO has been designed to operate in a stable mode without bypass capacitors; however, it is recommended to use a low ESR capacitor if fast, ac transients or other switching type currents will be present. Typically, a value of 1 to 10 nF is adequate for an output bypass capacitor. A 1 nF capacitor may be added to the input if the input source is noisy or if it has a high ac impedance due to long trace lengths.



PIN ONE REFERENCE

□ 0.10 C

0.10 C

// 0.10 C



TOP VIEW

- DETAIL B

# WDFN6 2x2, 0.65P CASE 506AN **ISSUE H**


DETAIL A


OPTIONAL CONSTRUCTIONS

**DATE 25 JAN 2022** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS
- 4. COPLANARITY APPLIES TO THE EXPOSED





RECOMMENDED MOUNTING FOOTPRINT SOLDERMASK DEFINED

- 2.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- PADS AS WELL AS THE TERMINALS.

0.08 C NOTE 4 A1	(A3)	SEATING PLANE		EXPOSED COPPER
	SIDE VIEW	PLATIN		MOLD COMPOUND
DETAIL A	6   4   6X k	0.10 <b>(M</b>   C   A   B	DETA OPTIONAL COM	

В

XX	= Specific Device Code
M	= Date Code

**GENERIC** 

**MARKING DIAGRAM\*** 

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON20861D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN6 2x2, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales