

Technical documentation





SLLS003F - OCTOBER 1985 - REVISED OCTOBER 2022

# SN75179B Differential Driver and Receiver Pair

## 1 Features

Texas

Instruments

- Meets or exceeds the requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendation V.11
- Bus voltage range: -7 V to 12 V ٠
- Positive- and negative-current limiting
- Driver output capability: 60 mA Max •
- Driver thermal-shutdown protection
- Receiver input impedance: 12 kΩ Min •
- Receiver input sensitivity: ±200 mV
- Receiver input hysteresis: 50 mV Typ
- Operates from single 5-V supply
- Low power requirements

# 2 Description

The SN75179B is a differential driver and receiver pair designed for balanced transmission-line applications and meets TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendation V.11. The device is designed to improve the performance of full-duplex data communications over long bus lines.


The SN75179B driver output provides limiting for both positive and negative currents. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of -7 V to 12 V. The driver provides thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The SN75179B is designed to drive current loads of up to 60 mA maximum.

The SN75179B is characterized for operation from 0°C to 70°C.

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
FART NUMBER	FACKAGE	BODT SIZE (NOM)
SN75179B	D (SOIC)	4.9 mm x 3.91 mm
	P (PDIP)	9.81 mm x 9.43 mm
	PS (SOP)	6.2 mm x 5.3 mm


#### Package Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.



This symbol is in accordance with ANSI/IEEE Std 91-1984 and Α. IEC Publication 617-12.

#### Logic Symbol



Logic Diagram (Positive Logic)





# **Table of Contents**

1 Features	1 5.9 Typical Characteristics
2 Description	6 Parameter Measurement Information
3 Revision History	2 7 Detailed Description10
4 Pin Configuration and Functions	
5 Specifications	4 7.2 Device Functional Modes11
5.1 Absolute Maximum Ratings	4 8 Device and Documentation Support12
5.2 Recommended Operating Conditions	4 8.1 Documentation Support
5.3 Thermal Information	8.2 Receiving Notification of Documentation Updates12
5.4 Electrical Characteristics: Driver	5 8.3 Support Resources
5.5 Switching Characteristics	5 8.4 Trademarks12
5.6 Symbol Equivalent	5 8.5 Electrostatic Discharge Caution
5.7 Electrical Characteristics: Receiver	6 8.6 Glossary12
5.8 Switching Characteristics	6 9 Mechanical, Packaging, and Orderable Information 12

# **3 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision E (June 2008) to Revision F (October 2022)	Page
•	Changed the data sheet format to the latest data sheet format	1
•	Changed the Thermal Information table	4



# **4** Pin Configuration and Functions




Figure 4-1. D, PS, or P Package Top View

#### Table 4-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		DESCRIPTION
1	V <sub>CC</sub>	Р	5V Voltage Supply
2	R	0	RS485 Logic Output
3	D	I	RS485 Logic Input
4	GND	G	Ground
5	Y	0	Non-Inverting RS485 Bus Output
6	Z	0	Inverted RS485 Bus Output
7	В	I	Inverted RS485 Bus Input
8	A	I	Non-Inverting RS485 Bus Input

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

# **5** Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>		7	V
	Voltage range at any bus terminal	-10	15	V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>		±25	V
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

### **5.2 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>cc</sub>	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage	Driver	2			V
VIL	Low-level input voltage	Driver			0.8	V
V <sub>IC</sub>	Common-mode input voltage		_7 <sup>(1)</sup>		12	V
V <sub>ID</sub>	Differential input voltage,				±12	V
	High level output current	Driver			-602	mA
ЮН		Receiver			-400	μA
		Driver			60	mA
IOL	Low level output current	Receiver			8	mA
T <sub>A</sub>	Operating free-air temperature	·	0		70	°C

(1) The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.

## 5.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SOIC (D)	PDIP (P)	SOP (PS)	UNIT
		8 PINS	8 PINS	8 PINS	UNIT
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	116.7	109.5	84.3	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	56.3	53.9	65.4	
R <sub>θJB</sub>	Junction-to-board thermal resistance	63.4	65.7	62.1	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.8	11.6	31.3	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	62.6	64.5	60.4	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.



## 5.4 Electrical Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = –18 mA				-1.5	V
Vo	Output voltage	I <sub>O</sub> = 0		0		6	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0		1.5		6	V
		R <sub>1</sub> = 100 Ω	See Figure 6-1	1/2 V <sub>OD1</sub>			V
V <sub>OD2</sub>	Differential output voltage	INL = 100 12	See Figure 0-1	2 <sup>(2)</sup>			v
		R <sub>L</sub> = 54 Ω	See Figure 6-1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	See <sup>(4)</sup>		1.5		5	V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage					±0.2	V
V	Common mode output voltage	R <sub>I</sub> = 54 Ω or 100 Ω,	See Figure 6-1			3	V
V <sub>oc</sub>	Common mode output voltage	$ X_{L} = 34.22 \text{ or } 100.22,$	See Figure 0-1			-1	v
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage <sup>(3)</sup>					±0.2	V
lo	Output current	V <sub>CC</sub> = 0	$V_0$ = -7 V to 12 V			±100	μA
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 2.4 V				20	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0.4 V				-200	μA
		$V_{O} = -7 V$ $V_{O} = V_{CC}$				-250	
I <sub>OS</sub>	Short circuit output current					250	mA
		V <sub>O</sub> = 12 V				250	
I <sub>CC</sub>	Supply current (total package)	No load			57	70	mA

(1) All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ . (2) The minimum  $V_{OD2}$  with 100- $\Omega$  load is either 1/2 VOD2 or 2 V, whichever is greater

(3)  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.

See TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2. (4)

# 5.5 Switching Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 

PARAMETER		TEST	MIN	ТҮР	MAX	UNIT	
t <sub>d(OD)</sub>	Differential output delay time	$R_L = 54 \Omega$ ,	See Figure 6-3		15	22	ns
t <sub>t(OD)</sub>	Differential output transition time	$R_L = 54 \Omega$ ,	See Figure 6-3		20	30	ns

#### 5.6 Symbol Equivalent

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
Vo	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
V <sub>OD1</sub>	Vo	Vo
V <sub>OD2</sub>	$V_t(R_L = 100 \Omega)$	$V_t(R_L = 54 \Omega)$
V <sub>OD3</sub>		V <sub>t</sub> (Test Termination Measurement 2)
D   V <sub>OD</sub>	$   V_t  -  \overline{V}t_t $	$   V_t  -  \overline{V}_t  $
V <sub>oc</sub>	V <sub>os</sub>	V <sub>os</sub>
D   V <sub>OC</sub>	V <sub>os</sub> – V <sub>os</sub>	$ V_{os} - \overline{V}_{os} $
I <sub>OS</sub>	I <sub>sa</sub>  ,   I <sub>sb</sub>	
lo	<sub>xa</sub>  ,   I <sub>xb</sub>	l <sub>ia</sub> , l <sub>ib</sub>

## 5.7 Electrical Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V	I <sub>O</sub> = -0.4 mA				0.2	V	
V <sub>IT-</sub>	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V	I <sub>O</sub> = 8 mA		-0.2 <sup>(2)</sup>			V	
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> )							mV	
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV	I <sub>OH</sub> = -400 μA See Figure 6-2		2.7			V	
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -200 mV	I <sub>OL</sub> = 8 mA	See Figure 6-2			0.45	V	
	Line input current			See <sup>(3)</sup>	V <sub>I</sub> = 12 V			1	mA
11	Line input current	Other input at 0 V	566 (9)	V <sub>I</sub> = -7 V			-0.8	mA	
r <sub>l</sub>	Input resistance			·	12			kΩ	
I <sub>OS</sub>	Short-circuit output current				-15		-85	mA	
I <sub>OS</sub>	Supply current (total package)	No load	No load			57	70	mA	

(1)

All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for (2) common-mode input voltage and threshold voltage levels only.

(3) See TIA/EIA-422-B for exact conditions.


## **5.8 Switching Characteristics**

 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	V <sub>ID</sub> = -1.5 V to 1.5 V			19	35	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 15 pF	See Figure 6-4		30	40	ns




### **5.9 Typical Characteristics**





# 5.9 Typical Characteristics (continued)





### **6** Parameter Measurement Information




Figure 6-1. Driver V<sub>DD</sub> and V<sub>OC</sub>






Figure 6-2. Receiver  $V_{\text{OH}}$  and  $V_{\text{OL}}$ 



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

#### Figure 6-3. Driver Test Circuit and Voltage Waveforms




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

#### Figure 6-4. Receiver Test Circuit and Voltage Waveforms



# 7 Detailed Description

# 7.1 Functional Block Diagram





## 7.2 Device Functional Modes

Table 7-1. Driver <sup>(1)</sup>								
INPUT	OUTPUTS							
D	Y	Z						
Н	н	L						
L	L	Н						

(1) H = high level, L = low level, ? = indeterminate

### Table 7-2. Receiver<sup>(1)</sup>

DIFFERENTIAL INPUTS A – B	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	Н
–0.2 V < V <sub>ID</sub> < 0.2 V	?
$V_{\rm ID} \leq -0.2  \rm V$	L
Open	?

(1) H = high level, L = low level, ? = indeterminate



## 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 8.1 Documentation Support

#### 8.1.1 Related Documentation

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN75179BD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	75179B	
SN75179BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75179B	Samples
SN75179BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75179B	Samples
SN75179BP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75179BP	Samples
SN75179BPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75179BP	Samples
SN75179BPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A179B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

# PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*Al	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN75179BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	SN75179BPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75179BDR	SOIC	D	8	2500	356.0	356.0	35.0
SN75179BPSR	SO	PS	8	2000	356.0	356.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75179BP	Р	PDIP	8	50	506	13.97	11230	4.32
SN75179BPE4	Р	PDIP	8	50	506	13.97	11230	4.32

# D0008A



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

# PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated